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Nederlandstalige Samenvatting
Het internet heeft zonder enige twijfel ons leven ingrijpend veranderd. Het stijgend aan-
bod aan nieuwe online toepassingen, binnen sectoren zoals amusement, handel, industrie
en gezondheidszorg vraagt steeds meer bandbreedte en stelt steeds grotere eisen aan de
kwaliteit van de netwerk- en ICT-infrastructuur. Vooral de explosieve groei van online vi-
deo en sociale media vereist grotere datasnelheden. Het net levert inhoud voor consump-
tie aan, in plaats van louter in connectiviteit tussen machines te voorzien. Het eciënt
schalen van netwerken en datacentra met beperkte kost vormt hierbij een grote uitdaging.
Daarbij mag het vermogenverbruik maar beperkt stijgen met de bandbreedte, om extra
kosten te vermijden en om de uitstoot van broeikasgassen te beperken. Hierbij moet er
wel voor gezorgd worden dat de kwaliteit van de aangeboden diensten niet afneemt.
In de huidige architectuur van het internet zijn eindgebruikers verbonden met het
openbare netwerk via het toegangsnetwerk van de lokale internetaanbieder. Traditioneel
zijn deze toegangsnetwerken gebaseerd op de bestaande koper- of coaxiale verbindingen,
maar tegenwoordig worden er nieuwe passieve optische netwerken (PONs) ontplooid.
Deze PONs maken gebruik van optische vezel waardoor ze veel hogere datasnelheden
kunnen aanbieden, voor een fractie van het vermogenverbruik. Het dataverkeer van de
toegangsnetwerken wordt via Ethernetswitches en breedbandnetwerkgateways doorge-
sluist naar het ruggengraatnetwerk. Het geheel van deze regionale verbindingen is het
metronetwerk. Datacentra zijn via een eigen router verbonden met het ruggengraatnet-
werk.
Er zijn verschillende initiatieven in het leven geroepen om een oplossing voor het
probleem van de vraag naar stijgende datasnelheden te vinden, met aandacht voor de
ecologische en economische impact. Het werk beschreven in deze thesis werd uitgevoerd
in de context van twee projecten in het kader van het Europese FP7 programma. Het
doel van beide projecten is het ontwikkelen van hooggeïntegreerde opto-elektronische
componenten die hogere datasnelheden ondersteunen met laag vermogenverbruik, maar
elk concentreert zich op een ander aspect van de netwerkarchitectuur. Mirage focust
zich op datacentra, terwijl C3PO zich toelegt op middellange-afstandsnetwerken, zoals
het metronetwerk. In het bijzonder besteedt dit werk aandacht aan twee aspecten van de
optische ontvangers: ten eerste het vergroten van het dynamisch bereik van een lineaire
ontvanger voor modulatieformaten met meerdere niveaus; ten tweede de integratie van
meerdere kanalen op eenzelfde chip met beperkte oppervlakte.
Datacentra bieden de eindgebruiker opslagruimte, rekenkracht en software aan op af-
stand. Ze bestaan uit gateway routers, een lokaal netwerk, servers en opslag, waarbij tot
100 000 apparaten geïntegreerd worden in standaardrekken. Ook hier is schaalbaarheid
een groot probleem. Er zijn ingrijpende veranderingen nodig op het vlak van intercon-
nectie en vermogenverbruik om tot een duurzame oplossing te komen. In het bijzonder
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leidt een lager vermogenverbruik ook tot een reductie in koelkosten. De verschillende
rekken zijn onderling verbonden met actieve optische kabels (AOCs), die op dit moment
snelheden tot 25Gb/s met aan-uitmodulatie (NRZ) ondersteunen. Om hogere datasnelhe-
den over langere kabels te ondersteunen, kunnen een aantal verbeteringen doorgevoerd
worden. Daarbij is vooral het gebruik van modulatieformaten met meerdere niveaus in-
teressant. Zo’n modulatieformaten gebruiken de beschikbare bandbreedte eciënter dan
NRZ, maar vereisenwel een lineaire voorversterker in de ontvanger. Het grootste deel van
deze dissertatie beschrijft het ontwerp en implementatie van een gebeurtenisgebaseerde
automatische versterkingsregeling (AGC) voor het datapad van een lineaire transimpe-
dantieversterker voor hoge snelheden.
Binnen de topologie van het internet bevindt het metronetwerk zich tussen de toe-
gangsnetwerken en het ruggengraatnetwerk. Het strekt zich uit over afstanden tot 500 km.
Studies geven aan dat het metro-dataverkeer in de nabije toekomst sterk zal verhogen. Dit
is vooral te wijten aan het toenemende verkeer, vooral videostreaming, van content deli-
very netwerken en bijhorende datacentra die rechtstreeks op de lokale metronetwerken
worden aangesloten. Deze evolutie gaat gepaard met een vraag naar hogere datasnelhe-
den. De meest voor de hand liggende oplossing is het gebruik van golengtemultiplexe-
ring met hoge dichtheid (DWDM), waardoor een enkele glasvezel veel hogere datasnel-
heden kan ondersteunen. Aan de ontvangerkant wordt elke golengte van het gedemul-
tiplexeerde invallende licht gekoppeld in een fotodiode van een fotodioderooster, die op
zijn beurt verbonden is met een kanaal van een meerkanaals ontvanger. Om veel kanalen
te ondersteunen moet de fysieke oppervlakte van de kanalen klein zijn. Bovendien dient
het vermogenverbruik per kanaal beperkt te zijn om de temperatuur laag genoeg te hou-
den zonder koeling. In het tweede deel van dit werk wordt dan ook dieper ingegaan op de
implementatie van een vierkanaals ontvanger, voor een datasnelheid van 4 × 25Gb/s, met
laag vermogenverbruik en beperkte oppervlakte. De afstand tussen de kanalen is gelijk
aan die van een standaard fotodioderooster, 250 µm.
Hoofdstuk 1 beschrijft de impact van de stijgende vraag naar bandbreedte in combi-
natie met lager vermogenverbruik op het ontwerp van de optische ontvanger, zowel in
de context van middellange verbindingen (metronetwerken) als van korte verbindingen
(datacentra). Daarnaast wordt een korte beschrijving gegeven van een aantal aspecten
van geïntegreerd analoog ontwerp: de ontwerpsmethodiek, de modellen voor handbere-
keningen van de transistoren en een hulpprogramma. Ook wordt een overzicht van de
gebruikte technologie gegeven.
Hoofdstuk 2 denieert een aantal essentiële concepten in verband met optische ont-
vangers. Die zijn nodig voor een goed begrip van de verdere tekst.
De basisprincipes van tegengekoppelde AGC systemen worden aangebracht in het
eerste deel van Hoofdstuk 3. Een basismodel in continuë tijd is beschreven, waarbij de
instelbare versterker (VGA) het datapad van een lineaire optische ontvanger is. Om mo-
dulatieformatenmet meerdere niveaus goed te kunnen ontvangen, moet de VGA een goed
gecontroleerde frequentiekarakteristiek hebben. In het bijzonder moet doorschot in het
tijdsdomein beperkt worden, en dit voor het volledige instelbereik. Er wordt betoogd dat
dit moeilijk volledig analoog te implementeren valt. Daarom wordt een gebeurtenisgeba-
seerde uitbreiding van het continuëtijdsmodel voorgesteld, waarbij zowel de structurele
aspecten als het dynamisch gedrag besproken worden. Het resultaat is een systeemmodel
van een gekwantiseerde AGC lus, dat als basis dient voor het ontwerp op systeemniveau in
Hoofdstuk 4. De gedetailleerde implementatie op circuitniveau wordt verder uitgewerkt
in Hoofdstuk 5, waarbij experimentele resultaten de haalbaarheid van de voorgestelde
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structuur bevestigen.
Hoofdstuk 6 beschrijft het ontwerp en de implementatie van een 4 × 25Gb/s optische
ontvanger met meerdere kanalen, voor NRZ modulatie met kleine chipoppervlakte. Er
wordt vooral aandacht besteed aan de ingangstrap, waarbij technieken worden beschre-
ven die de bandbreedte en het dynamisch bereik vergroten. Meetresultaten voor NRZ en
optische duobinary modulatie worden voorgelegd, alsook de invloed van overspraak op
de prestaties.
Het laatste hoofdstuk 7 geeft een overzicht van de belangrijkste conclusies en sugge-
reert een aantal onderwerpen voor verder onderzoek.
Op het einde van het werk zijn twee appendices opgenomen. Appendix A geeft een
overzicht van het general network theorem, een theorema dat vaak gebruikt wordt in
dit werk en ook numeriek werd geïmplementeerd. De resultaten van Appendix B, een
analyse van een tweetrapsopamp, gecompenseerd met capaciteitsvermenigvuldiger, zijn
gebruikt bij het ontwerp van een bouwblok in het AGC systeem.
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English Summary
The internet has become the ubiquitous tool that has transformed the lives of all of us.
New broadband applications in the eld of entertainment, commerce, industry, healthcare
and social interactions demand increasingly higher data rates and quality of the networks
and ICT infrastructure. In addition, high denition video streaming and cloud services
will continue to push the demand for bandwidth. These applications are reshaping the
internet into a content-centric network. The challenge is to transform the telecom optical
networks and data centers such that they can be scaled eciently, at low cost. Further-
more, from both an environmental and economic perspective, this scaling should go hand
in hand with reduced power consumption. This stems from the desire to reduce CO2
emission and to reduce network operating costs while oering the same service level as
today.
In the current architecture of the internet, end-users connect to the public network
using the access network of an internet service provider (ISP). Today, this access network
either reuses the legacy copper or coaxial network or uses passive optical network (PON)
technologies, among which the PON is the most energy ecient and provides the highest
data rates. Trac from the access network is aggregated with Ethernet switches and
routed to the core network through the provider edge routers, with broadband network
gateways (BNGs) to regulate access and usage. These regional links are collectively called
the metro network. Data centers connect to the core network using their own dedicated
gateway router.
The problem of increasing data rates, while reducing the economic and environmen-
tal impact, has attracted considerable attention. The research described in this work has
been performed in the context of two projects part of the European Union Seventh Frame-
work Programme (FP7), which both aim for higher data rates and tight integration while
keeping power consumption low. Mirage targets data center applications while C3PO fo-
cuses on medium-reach networks, such as the metro network. Specically, this research
considers two aspects of the high-speed optical receivers used in the communication net-
works: increasing dynamic range of a linear receiver for multilevel modulation through
automatic gain control (AGC) and integration of multiple channels on a single chip with
a small area footprint.
The data centers of today are high-density computing facilities that provide storage,
processing and software as a service to the end-user. They are comprised of gateway
routers, a local area network, servers and storage. All of this is organized in racks. The
largest units contain over 100 000 servers. The major challenges regarding data centers
are scalability and keeping up with increasing amounts of trac while reducing power
consumption (of the devices as well as the associated cooling) and keeping cost minimal.
Presently, racks are primarily interconnected with active optical cables (AOCs) which
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employ signal rates up to 25Gb/s per lane with non-return-to-zero (NRZ) modulation. A
number of technological developments can be employed in AOCs of the future to pro-
vide terabit-capacity optical interconnects over longer distances. One such innovation is
the use of multilevel modulation formats, which are more bandwidth-ecient than tra-
ditional NRZ modulation. Multilevel modulation requires a linear amplier as front-end
of the optical receiver. The greater part of this dissertation discusses the design and im-
plementation of an AGC system for the data path of a linear transimpedance amplier
(TIA).
The metro network is the intermediate regional network between the access and core
network of the internet architecture, with link lengths up to 500 km. It is estimated that in
the near future metro-trac will increase massively. This growth is attributed mainly to
increasing trac from content delivery networks (CDNs) and data centers, which bypass
the core network and directly connect to the metro network. Internet video growth is the
major reason for trac increase. This evolution demands increasingly higher data rates.
Today, dense wavelength division multiplexing (DWDM) is widely recognized as being
necessary to provide data capacity scalability for future optical networks, as it allows for
much higher combined data rates over a single ber. At the receiver, each wavelength of
the demultiplexed incoming light is coupled to a photo diode in a photo diode array which
is connected to a dedicated lane of a multichannel receiver. The high number of channels
requires small physical channel spacing and tight integration of the diode array with the
receiver. In addition, active cooling should be avoided, such that power consumption
per receiver lane must be kept low in order not to exceed thermal operation limits. The
second component of this work presents the development of an integrated four-channel
receiver, targeting 4 × 25Gb/s data rate, with low power consumption and small footprint
to support tight integration with a p-i-n photo diode array with a 250 µm channel pitch.
Chapter 1 discusses the impact of increasing data rates and the desire to reduce power
consumption on the design of the optical receiver component, in wide metropolitan area
networks as well as in short-reach point-to-point links in data centers. In addition, some
aspects of integrated analog circuit design are highlighted: the design ow, transistor hand
models, a software design tool. Also, an overview of the process technology is given.
Chapter 2 provides essential optical receiver concepts, which are required to under-
stand the remainder of the work.
Fundamentals of feedback AGC systems are discussed in the rst part of Chapter 3.
A basic system model is presented in the continuous-time domain, in which the variable
gain amplier (VGA) constitutes themultistage datapath of a linear optical receiver. To en-
able reliable reception of multilevel modulation formats, the VGA requires controlled fre-
quency response and in particular limited time-domain overshoot across the gain range.
It is argued that this control is hard to achieve with fully analog building blocks. There-
fore, an event-driven approach is proposed as an extension of the continuous-time system.
Both the structural and behavioral aspects are discussed. The result is a system model of
a quantized AGC loop, upon which the system-level design, presented in Chapter 4, is
based. In turn, Chapter 5 discusses the detailed implementation of the various building
blocks on the circuit level and presents experimental results that conrm the feasibility
of the proposed approach.
Chapter 6 discusses the design and implementation of a 4 × 25Gb/s optical receiver
array for NRZ modulation with a small area footprint. The focus lies on the input stages
and techniques to extend bandwidth and dynamic range are presented. Measurement
results for NRZ and optical duobinary (ODB) modulation are presented, as well as the
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inuence of crosstalk on the performance.
Finally, Chapter 7 provides an overview of the foremost conclusions of the presented
research and includes suggestions for future research.
Two appendices are included. Appendix A gives an overview of the general network
theorem (GNT), which is used throughout this work andwhich has been implemented nu-
merically. The results from Appendix B, the analysis of a two-stage opamp compensated
with capacitance multipliers, were used to design a building block for the AGC system.
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Chapter 1
Introduction
This introductory chapter provides the background against which the research described
in this work is performed. An overview of today’s network topology and its challenges
are given. In particular, in Section 1.1, the impact of increasing data rates and the desire
to reduce power consumption on the design of the optical receiver component, in wide
metropolitan area networks, as well as in short-reach point-to-point links in data centers,
is discussed. In Section 1.2, some aspects of the analog design ow used throughout this
work are discussed, while the used process technology is shortly described in Section 1.3.
Finally, an outline of this dissertation is given in Section 1.4.
1.1 Background
The internet has become the ubiquitous tool that has transformed the lives of all of us.
New broadband applications in the eld of entertainment, commerce, industry, healthcare
and social interactions demand increasingly higher data rates and quality of the networks
and ICT infrastructure. In addition, high denition video streaming and cloud services
will continue to push the demand for bandwidth [1]. These applications are reshaping the
internet into a content-centric network. The challenge is to transform the telecom optical
networks and data centers such that they can be scaled eciently, at low cost. Further-
more, from both an environmental and an economic perspective, this scaling should go
hand in hand with reduced power consumption. This stems from the desire to reduce CO2
emission and to reduce network operating costs while oering the same service level as
today [2, 3].
Figure 1.1: Architecture of the internet as it is today [4].
In the current architecture of the internet (Fig. 1.1), end-users connect to the public
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network using the access network of an internet service provider (ISP) [4]. Today this
access network either reuses the legacy copper or coaxial network or uses passive opti-
cal network (PON) technologies, among which the PON is the most energy ecient and
provides the highest data rates [3, 5]. Trac from the access network is aggregated with
Ethernet switches and routed to the core network through the provider edge routers, with
broadband network gateways (BNGs) to regulate access and usage. These regional links
are collectively called the metro network. The core network comprises high-capacity
transport networks and core routers, mainly using optical wavelength division multi-
plexing (WDM) ber links. Data centers connect to the core network using their own
dedicated gateway router. They are comprised of server and networking infrastructure:
servers, storage, local area network and gateway routers. The services oered to the end-
user include remote storage, remote software and remote processing [6].
In 2011, the internet was estimated to consume between 170GW and 307GW. Al-
though this is a small fraction of the global power consumption, 1.1 % to 1.9 %, its relative
importance will only increase as the internet will continue to provide substitutes for other
functions of society that use muchmore energy [7]. An estimated 2 % to 10 % of the human
carbon emission comes from ICT, of which 37 % is due the production of the energy re-
quired to operate the telecom infrastructure and devices. The metro/access networks are
responsible for 60 % of the total power consumption of the communication networks [8].
In 2013, data centers in the U.S. consumed an estimated 91 × 109 kWhof energy, equiv-
alent to an average power consumption of 10.5 GW and is expected to increase to roughly
16GW in 2020 [9]. The SMARTer 2020 report, a widely recognized study, projects the
global data center emissions until 2020 and expects these will grow 7% year-on-year [10].
The problem of increasing data rates, while reducing the economic and environmental
impact, has attracted considerable attention. The research described in this work has been
performed in the context of two projects part of the European Union Seventh Framework
Programme (FP7), which both aim for higher data rates and tight integration while keep-
ing power consumption low. Mirage targets data center applications while C3PO focuses
on medium-reach networks, such as the metro network.
1.1.1 Data Centers
In the content-centric internet of today, millions of users demand instant access to vast
amounts of data. Data centers are high-density computing facilities that provide storage,
processing and software as a service to the end-user [4]. In recent years, they have re-
ceived signicant attention due to the migration to cloud computing. They serve as host-
ing sites for multi-billion services such as video content distribution, social networking
and large-scale computations [11].
Data centers are comprised of gateway routers, a local area network, servers and
storage. The devices are organized in racks, spanning up to 2 km distance (short-reach),
and are interconnected with fast optical links. Today’s largest data centers contain over
100 000 servers [12]. Cisco predicts that global data center trac will increase by 2.8 times
by 2018, reaching 715 exabytes per month [13]. By then, 78 % of all workloads will be pro-
cessed in the cloud, nearly double compared to 2013. This is mainly attributed to increased
use of cloud services. Figures 1.2 and 1.3 show the projected adoption of residential and
business services and growth of online services worldwide in 2018. These gures indicate
that online video streaming has a major impact on IP trac.
Data centers consume enormous amounts of power, with associated cost and envi-
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Figure 1.2: Residential services adoption and growth [14]
Figure 1.3: Business services adoption and growth [14]
ronmental impact. In 2005, data centers worldwide consumed 0.8 % of the total electricity
consumption, amounting to $7.2 billion per year [15]. Typically, 50 % to 60 % of the en-
ergy is consumed in cooling and other overhead [4,16]. In 2010, it was estimated that data
center electricity usage likely accounted for between 1.1 % and 1.5 % of the total electricity
use, with associated emissions equivalent to 70 to 90 500MW coal-red power plants [17].
While a reduction in the pace of growth from previous estimates can be observed, the
continued expansion of the industry means that the energy consumption and emission of
greenhouse gasses will continue to grow [9].
The major challenges regarding data centers are scalability and keeping up with in-
creasing amounts of trac while reducing power consumption (of the devices as well as
associated cooling) and keeping cost minimal. In order to oer a fast, reliable service, data
centers are often geographically distributed with high-capacity optical links between the
locations. As cloud services become more widespread and data rates increase, the energy
consumption of the cloud devices and network will grow.
In today’s data centers, racks are primarily interconnected with active optical cables
(AOCs), used to carry hundreds of gigabits through hundreds ofmeters. Current standards
(100G Ethernet, InniBand EDR, 32G Fibre Channel, PSM4) employ signal rates up to
25Gb/s per lane with non-return-to-zero (NRZ) modulation. A number of technological
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developments can be employed in AOCs of the future to provide terabit-capacity optical
interconnects over longer distances:
Long wavelengths Wavelengths of 1310 nm or 1550 nm suer less attenuation than the
traditionally used 850 nm, enabling longer-reach networks [18].
Single-mode ber Multi-mode ber suersmore from limited bandwidth-distance prod-
uct than single-mode ber [5].
Wavelength division multiplexing (WDM) and space-multiplexing Combining
parallel strands of single-mode ber with WDM allows for much higher combined
data rates [19].
Space-multiplexing in multi-core bers As high-quality glass ber are becoming
broadly available, prices will drop and application in AOCs becomes feasible. This
can lead to cost savings as the transceivers require less separate interfaces. Further-
more, in comparison with ber bundles, ber management and ventilation issues
are mitigated in large data centers.
Multilevel modulation Instead of using traditional NRZ modulation, the eective bit
rate can be increased by using bandwidth-ecient multilevel modulation. When
lower-order modulation formats such as 4-pulse-amplitude modulation (PAM) are
used, the increase of the complexity of the electronics is limited [20].
Mirage
The project Mirage (Multi-coRe, multilevel, WDM-enAbled embedded optical enGine for
Terabit board-to-board and rack-to-rack parallel optics) aims to raise the bar of optical
interconnect technology currently used in data centers. The ambition of the project is to
increase the optical interconnect speed, which currently tops at around 140Gb/s per link,
to terabit per second numbers. The project introduces several techniques to increase data
center scalability and introduce new degrees of parallelism into the optical interconnects
of AOCs: data transmission in multicore single-mode ber and development of the re-
quired chip-to-ber interfaces; introduction of multilevel modulation schemes (4-PAM);
introduction of wavelength multiplexing in AOCs.
In this context, the author was involved in the realization of a multichannel high-
dynamic range linear transimpedance amplier (TIA) for multilevel modulation formats.
In particular, the author was responsible for the automatic gain control (AGC) system,
which was implemented as an event-driven control loop around the linear high-speed
datapath, targeting 20GBd 4-PAM or 26Gb/s NRZ data.
1.1.2 The Metro Network
The metro network is the intermediate regional network between the access and core
network of the internet architecture, with link lengths up to 500 km.
Cisco estimates that metro-only trac will surpass long-haul trac (trac in the core
network) in 2015 and will account for 62 % of the total IP trac in 2018, 2.6 times higher
than long-haul (Fig. 1.4). This growth is attributed mainly to increasing trac from con-
tent delivery networks (CDNs) and data centers, which bypass the core network and di-
rectly connect to the metro network. These CDNs will carry 55 % of the total internet
trac by 2018. As long-haul trac is routed through the metro networks, total metro traf-
c already exceeds long-haul trac. Internet video growth, including video-on-demand,
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videoconferencing and video le sharing, is the major reason for trac increase and will
account for 79 % of the total trac in 2018 [14].
Figure 1.4: Estimated increase of CDN trac by 2018 [14].
Metro networks consist mainly of electronic BNGs and edge routers, which are the
gateway to the access network and core network, respectively. Traditionally, metropoli-
tan area networks were based on switched synchronous optical network/synchronous
digital hierarchy (SONET/SDH) architectures. To increase exibility, scalability and
cost-eectiveness, ISPs shifted to Ethernet-based networks. However, this still required
optical-electronic-optical conversion at each intermediate node, with associated high cost
and power consumption [21]. These redundant conversions were eliminated by assigning
a dedicated wavelength channel (colors of light) to each connection between an interme-
diate node and a hub node. The latter connects the metro network to the core or access
network. Furthermore, this technique enables higher data rates on a single ber due to
simultaneously transmitting multiple wavelengths of light. In addition exploiting spatial
diversity using parallel bers can further increase the data rates. Although optical tech-
nology is energy ecient, the aggregation of access network trac can only be performed
electronically. Therefore, proper optimization of both the optical and electronic devices
is important [8].
Two types of WDM exist. Coarse wavelength division multiplexing (CWDM) is a
WDM technology, where the available bandwidth is divided in a coarse grid of up to 20
wavelengths. The relatively high distance between the wavelengths or channels makes
optical component performance, such as wavelength stability of the laser, less critical and
hence enables lower cost. However, total capacity is limited which implies scalability
issues. Still, the small number of channels makes equipment compact.
Today, using dense wavelength division multiplexing (DWDM) across core, metro and
access network is widely recognized as being necessary to provide data capacity scala-
bility for future optical networks. The denser wavelength grid allows more frequency
diversity. The channel spacing in today’s DWDM systems is 100GHz, 50GHz or 25GHz
(around 0.8 nm, 0.4 nm or 0.25 nm), which allows up to 160 channels in one ber [22]. The
dense packing of the wavelengths imposes additional constraints on the equipment: high-
selectivity optical (de)multiplexers (arrayed waveguide gratings (AWGs)) are required to
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aggregate the wavelengths at the transmitting end and to split the combined signal into
separate channels at the receiving end. Moreover, high-precision, temperature-stable ex-
pensive lasers must keep the channels exactly on target as almost no frequency drift is
allowed. Currently, this means keeping the laser at a constant temperature which implies
additional cooling costs. At the receiving end, each wavelength of the demultiplexed in-
coming light is coupled to a photo diode in a photo diode array which is connected to a
dedicated lane of a multichannel receiver. The high number of channels requires small
physical channel spacing and tight integration of the diode array with the receiver. In
addition, as active cooling should be avoided, power consumption per receiver lane must
be kept low in order not to exceed thermal operation limits.
C3PO
C3PO (Colorless and Coolerless Components for low Power Optical Networks) focuses
on reducing power consumption on multiple levels of the physical network architecture,
while enabling bandwidth increase and constraining cost. The project develops colorless
(non-wavelength specic) devices for use in DWDM systems. This allows to use the tech-
nology in various contexts, from low-cost, recongurable router interface for metro net-
works to the optical modem of the end-user in access networks. Coolerless components
operate without active cooling, hence reducing operating costs and allowing tighter inte-
gration of photonic and electronic components. This reduction of thermal management
requires lower power consumption of the active components, such as laser, modulator,
driver and receiver. The project targets four lanes/wavelengths of 25Gb/s each, result-
ing in 100Gb/s total line rate. Since the envisioned system has to support distances up
to 500 km, the components have to support optical duobinary (ODB) modulation, next
to conventional NRZ, for its greater dispersion tolerance. The ODB signals are directly
decoded by the same direct detection receiver.
The author was responsible for the development of the integrated four-channel re-
ceiver, targeting 4 × 25Gb/s data rate, with low power consumption and small footprint
to support tight integration with a p-i-n photo diode array with a 250 µm channel pitch.
1.2 Aspects of Analog Circuit Design
This section shortly presents the design ow, active device models for hand design, ana-
lytical tools and a software design tool used during the course of this work.
1.2.1 Design Flow
Although it is impossible to devise a general recipe for the design of analog circuits, it is
useful to describe, from a high-level point of view, the design ow that is used for most
blocks in this works. Even though presented in an idealized linear fashion, inevitably
some (hopefully limited) iterations or even a full restart are required. Also, it may be
possible to skip some steps. Sometimes, a specic circuit requires a completely dierent
approach.
The starting point is the main block specications, which may be derived using any
combination of system level modeling, rules of thumb, good design practices or experi-
ence. The ow is based on the 3-sigma ow described in [23].
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Topology selection A candidate topology is selected that could satisfy the block speci-
cations.
Design equations A circuit model is set up and analytical expressions that express the
main block specications, as a function of device parameters and the topology, are
derived. Care must be taken that the model is not overly complicated or simplied.
The expressions should be useful for design (see also Appendix A) [24]. A simulator
can be used to develop and/or validate the model.
Initial sizing Based on the design equations, knowledge of device operation and its
trade-os, rules of thumb, good practices and experience, an initial set of device
parameters is chosen. Note that the set of design equations is invariably underde-
termined which explains the aspect of ‘choice’. This initial sizing is veried with a
simulator.
(Partial) 3-sigma corner extraction To cope with process, supply and temperature
(PVT) variations, operating corners and local mismatch, partial 3-sigma corners are
extracted for each block specication, based on a Monte Carlo simulation run with
limited number of samples (e.g. 100). The block specications need to be formal-
ized to allow numerical validation. Their probability density function is estimated.
Software tool support is a must. In this work Cadence’s Virtuoso ADE XL is t for
the purpose.
Resizing If necessary, the initial sizing is adapted such that all the specications are
satised across the extracted partial 3-sigma corners.
Monte Carlo run with auto stop A Monte Carlo simulation run is executed to verify
the circuit under PVT, operating corners and mismatch variations. The simulator
automatically stops the run when the yield estimates for the specications are met
with a certain condence for a given target yield. This ensures an optimum number
of samples. It can be shown that, on average, at least 1400 samples are needed to
predict 3-sigma yield with 95 % statistical condence.
Layout and post-layout verication The circuit is converted to a physical layout. Pa-
rasitics and layout dependent eects (e.g. well proximity eect, electromigration
eects) are extracted and back-annotated. Another Monte Carlo run with auto stop
veries the post-layout circuit behavior.
For parasitic- and layout-sensitive circuits, specialized tools such as Cadence’s
Electrically-Aware Design suite can reduce the iteration time by allowing to include par-
asitics and layout dependent eects early on in the ow. They can be estimated or even
extracted from a partial layout. In addition, tools such as worst-case corner extraction,
high-sigma yield, global and local optimization, sensitivity and reliability analyses. . . help
the designer in the sizing and verication process and shorten design time.
1.2.2 Transistor Hand Calculation Models
This section concisely introduces the transistor models used for hand design. The active
devices oered in the process technology used for the designs in this work (Section 1.3)
are enhancement mode MOSFETs and bipolar junction transistors.
8 Chapter 1. Introduction
1.2.2.1 MOSFETs
A MOS transistor can be operated anywhere in the continuum between weak inversion
(WI), strong inversion (SI) and SI with velocity saturation. The inversion level can, a.o., be
expressed as inversion coecient IC , transconductance eciency дm/ID or eective gate-
source voltage VEF F . For hand calculations and as a general MOSFET design approach,
this work follows [25,26], which is based on the EKVmodel [27]. The inversion coecient
is a primary design parameter, along with channel length and drain current. Drain current
is given by:
ID = Io
W
L
IC (1.1)
in which Io = 2n0µ0C
′
oxU
2
t is the technology current, with n0, µ0,C
′
ox andUt the substrate
factor, mobility, gate-oxide capacitance and thermal voltage, respectively. The selection
of inversion coecient IC , drain current ID and channel length L is governed by the cir-
cuit design equations (e.g. which impose a certain дm ) and permits dierent tradeos in
bandwidth, gain, matching, noise, etc. Channel widthW follows from Eq. (1.1). Velocity
saturation can be included by replacing IC by a modied value. For example, in the дm/ID
curve (see Fig. 1.6(a)), replace IC by IC (1+ IC/ICCRIT ), in which ICCRIT denotes the tran-
sition point between the SI дm/ID without velocity saturation and the velocity saturated
value. While Io is relatively independent of the channel length (and certainly fullls the
needs for a hand calculation model), ICCRIT is dependent on the electrical eld strength
and should be extracted for dierent channel lengths. The reader is referred to [26] for
further parameters, expressions and relations.
This design methodology based on inversion level allows to fully exploit the potential
of MOS transistors and can also be used with modern process technologies (45 nm and
below). The partnership between the BSIM6 and EKVmodeling group, an eort to replace
the older BSIM3, BSIM4 and PSP compact models for bulk CMOS processes [28], and
emerging publications on methodologies in processes with very small channel lengths
[29, 30], indicate the increased importance of both accurate modeling and hand design in
all regions of operations.
1.2.2.2 Bipolar Junction Transistors
The collector current of a bipolar transistor is exponentially dependent on the base-
emitter voltage, over decades of collector current. A simple version of the Gummel-Poon
model, which has the Ebers-Moll equations at its core, augmented with junction capac-
itances, is sucient as a hand calculation model [31]. Eects such as emitter crowding,
Kirk-eect and self-heating are assessed graphically (Section 1.2.3) andwith the simulator.
1.2.3 Tools
During the course of this work, various analytical techniques, collectively referred to as
methods of design-oriented analysis [24, 32, 33] were acquired and applied consciously.
These methods make it easier to analyze a circuit, and aim for resulting expressions that
are useful to achieve the design objectives. These techniques range from simple, such as
the notion of inverted poles and zeros and doing algebra on the graph, to more advanced.
An example of the latter is the general network theorem (GNT) and its descendants, the
general feedback theorem (GFT), extra element theorem (EET) and chain theorem (CT),
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that allow to decompose a transfer function such that its constituent parts have a specic
meaning to the circuit. In order to be able to apply these theorems numerically to real
designs, they were integrated as a new analysis in Cadence Virtuoso during this work.
Appendix A presents a summary.
A software tool was developed to aid the designer in visualizing and exploring the
various trade-os inherent to a single device, i.e. a bipolar transistor, MOSFET or even a
passive. This tool allows to plot single parameters or expressions governing device be-
havior as a function of operating point, temperature and physical parameters. It helps
the designer in sizing a device and choosing quiescent currents, based on the graphical
representation. This graphical design method was used extensively in the vacuum tube
and early transistor era [34, 35] and is complementary to equation-based design. A lot of
principal design equations that describe the behavior of a circuit are a function of oper-
ating point parameters of active devices: inversion coecient, transconductance, output
conductance. . .A major design task involves translating these parameters to bias current,
emitter area, gate area (see Section 1.2.1). The eect of a given choice on the design equa-
tions as well as on other, perhaps overlooked parameters, is quickly made clear by the
various plots. This leads to less iterations and more ecient design.
Figure 1.5: Main interface of the design tool.
It is the author’s experience that the dierent trade-os and optimal operating region
for a certain parameter are identied with increasingly less eort as the shape of a graph
(including some key numbers) is ‘automatically’ memorized over time. Then, dependence
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on the software gradually reduces. This may be of higher interest than trying to remem-
ber a bunch of potentially complex equations. Case in point is the MOS transistor, whose
properties change widely over inversion level, drain current and gate length (already ig-
noring all the higher-order eects).
Figure 1.5 depicts the main interface of the software tool. Example plots for the tech-
nology used in this work (Section 1.3) are shown in Figs. 1.6 and 1.7: the transconduc-
tance eciency дm/ID curve of a typical NMOS transistor (Fig. 1.6(a)), for various channel
lengths; the output conductance дds of a NMOS transistor, for various channel lengths, at
a xed drain current (Fig. 1.6(b)); the transition frequency fT of a bipolar transistor, for
various emitter widths (Fig. 1.7(a)); the forward current gain β of an NPN bipolar transis-
tor, for various emitter widths (Fig. 1.7(b)).
(a) Transconductance eciency дm/ID of a MOS transistor, for
various channel lengths, versus inversion coecient IC .
(b) Output conductance дds of a MOS transistor, for various
channel lengths, at xed drain current, versus inversion coe-
cient IC .
Figure 1.6: Illustration of plots generated by the design tool for a double-oxide NMOS
transistor.
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(a) Transition frequency fT of a bipolar transistor, for various
emitter widths, versus collector current IC .
(b) Forward current gain β of a bipolar transistor, for various
emitter widths, versus collector current IC .
Figure 1.7: Illustration of plots generated by the design tool for a high-speed bipolar NPN
transistor.
1.3 Technology
Both the optical multichannel NRZ receiver and the optical linear receiver with AGC sys-
tem were implemented in a 0.13 µm SiGe BiCMOS process [36]. A BiCMOS technology
allows integration of high performance analog blocks with low-density logic. It com-
bines the high-speed, high current capability and low noise of bipolar devices with the
low-power MOS transistor (for logic) [37]. For the implementation of the high-speed dat-
apaths, the bipolar transistor is a better choice as it is faster, has higher current capability,
has better transconductance than a MOS transistor at equal current, oers better input-
referred voltage matching and is optimized for low noise. The MOS transistors are used
in CMOS logic circuits and whenever e.g. their innite input resistance is advantageous,
a complementary topology is useful, smaller input voltages are needed (in WI). . .
For a given BiCMOS node, a comparable CMOS technology would be scaled by two
generations. Hence, 65 nm CMOS oers similar speed as 0.13 µm BiCMOS (bipolar tran-
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sistors). However, analog circuits show less benet from CMOS scaling than their digital
counterparts as the passive components do not scale as fast (if at all) and the supply volt-
age decreases, which limits dynamic range and headroom in general. In addition, the cost
per unit of area for a design in a BiCMOS process in a multiproject wafer run is lower
than in a comparable CMOS process. Also, compared to bulk CMOS, the BiCMOS process
has a high-ohmic P- substrate, which is benecial to reduce crosstalk (Section 2.5.4).
In the front-end, the technology oers high-speed vertical NPN bipolar transistors
with transition frequency fT up to 220GHz, as shown in Fig. 1.7(a). The (open base)
collector-emitter breakdown voltage is 1.2 V. Figure 1.7(b) indicates that the forward cur-
rent gain β easily exceeds 500, at typical bias currents. Therefore, in all small-signal equiv-
alent circuit, β will be assumed innite if not otherwise noted. Also available are lower
speed (fT = 120GHz) NPN transistors with higher breakdown voltage (1.6 V). Low-speed,
low-β lateral PNP devices are available for band gap references.
Single-oxide (1.2 V, 0.13 µm) and dual-oxide (2.5 V, 0.28 µm) NMOS and PMOS tran-
sistors are oered. Each type is available in a natural-, low- or high-VT version. The
low-VT devices can be used as self-cascode devices. The relevant technology currents Io
(Section 1.2.2) are listed in Table 1.1. As expected, due to lower carrier mobility, PMOS
devices have a 3 to 5 times lower Io than NMOS devices.
Device Lmin [µm] Io [µA]
double-oxide
NMOS 0.28 0.34
PMOS 0.28 0.07
single-oxide
NMOS 0.13 0.55
PMOS 0.13 0.13
Table 1.1: Technology currents of the MOS transistors in the given 0.13 µm BiCMOS
technology (at 300 K).
As for passive devices, the technology oers capacitors, resistors and inductors. The
capacitors are either of the poly-well (MOS-capacitors) or themetal-insulator-metal (MIM)
type. The latter oers much greater linearity and stability over PVT variations, but has
less capacitance per unit area. The resistors are of the diusion-, metal- or poly-type, the
latter with various doping levels. A high-sheet resistance poly resistor is also available.
In the back-end, 6 metal layers plus one aluminium top layer are available for routing.
The upper two metal layers are much ticker than the lower metals.
1.4 Outline of the Dissertation
This chapter has presented the background against which the research in this work is per-
formed. Furthermore, some aspects of integrated analog circuit design have been high-
lighted: the design ow, transistor hand models and a software tool. In addition, the tech-
nology in which the integrated circuits described in this work have been implemented,
has been presented.
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The remainder of this dissertation is composed of two major parts: the design and
implementation of an event-driven AGC system for a high-speed linear optical receiver
and the development of a limiting 4 × 25Gb/s receiver array. It should be mentioned that,
although the AGC system is presented rst, the real chronology was in reverse order.
Hence, the wealth of experience gathered from developing the 4 × 25Gb/s receiver was
applied to the design of the datapath in the linear receiver.
In Chapter 2, basic optical receiver concepts, necessary to understand the material in
the subsequent chapters are reviewed, in particular the requirements and their implica-
tions on the design of the receiver array and the datapath of the linear receiver.
Chapters 3 to 5 constitute the bulk of this work: the event-driven AGC system embed-
ded in a high-speed linear optical receiver. In the rst part of Chapter 3, the fundamentals
of feedback AGC systems are introduced. In the second part, an event-driven approach
is proposed and developed. Basic limitations and design relations are derived and fur-
ther built upon in Chapter 4, in which the AGC system is designed on the system level.
Chapter 5 presents the detailed design of the building blocks on the circuit level, along
with experimental results, which underline the successful implementation of the proposed
system.
Chapter 6 presents the design of the 4 × 25Gb/s receiver array, focusing on the TIA
input stage and discussing techniques to improve bandwidth and dynamic range. Mea-
surement results are presented.
Finally, Chapter 7 gives general conclusive remarks and suggests some topics for fur-
ther research.
Two appendices are included. Appendix A gives a short introduction to the general
network theorem (GNT) and its derived theorems. These theorems provide fast analytical
techniques to analyze linear systems and are used throughout this book. Appendix B
presents an analysis of a two-stage opamp compensated with capacitance multipliers.
This topology was used for a building block in the AGC system.
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Chapter 2
Optical Receiver Concepts
This chapter introduces essential optical receiver concepts which are relevant for the re-
mainder of this work.
The basic structure of an optical receiver is presented in Section 2.1. Transmission
modes and data formats are described in Sections 2.2 and 2.3, respectively. The dynamic
range, determined by the sensitivity and overload limit, is discussed in Section 2.4. The
concept of power penalty and the impact of several non-idealities, in particular the pro-
blem of crosstalk in a multichannel receivers, is presented in Section 2.5. Finally, an
overview of the p-i-n photo diode is given in Section 2.6. Note that this work is only
concerned with direct detection of the optical input signal. As such, coherent receivers
are beyond the scope of this text.
2.1 Overview
An optical receiver for basebandmodulation is generally composed of four building blocks
(Fig. 2.1): a detector, transimpedance amplier (TIA), main amplier (MA) and clock-and-
data recovery (CDR) block [18]. Information is transmitted on an optical carrier in a
certain modulation format. The function of the receiver is to recover the information
embedded in the received signal.
Figure 2.1: Conceptual block diagram of a optical receiver.
The detector linearly converts the incident optical power to a current, which is am-
plied and converted to a voltage by the TIA. The MA provides further amplication and
can be limiting or linear, depending on the modulation format. The MA and CDR jointly
recover amplitude and timing information and act as a decision block. These functional
building blocks can be combined in the physical implementation.
In this work, the focus lies on the TIA and MA, which will be integrated on one chip.
Although no CDR is included, the system is still denoted as a ‘receiver’. Chapter 6 de-
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scribes a multichannel limiting receiver, while Chapter 5 presents the design of an auto-
matic gain control (AGC) system embedded in a linear receiver.
2.2 Transmission Mode
In continuous-wave (CW) transmission, data packets are transmitted in a continuous,
uninterrupted stream of bits or symbols. The incident optical power is relatively con-
stant once reception has started. In burst-mode transmission, data arrives in bursts with
strongly varying power levels. This requires a dierent approach for the design of a burst-
mode receiver [38, 39]. This work only considers CW transmission, in which data arrives
in a continuous fashion and not in individual bursts.
2.3 Data Format
The data format of an optical information stream is given by the modulation format and
type of line coding. The data format typically used with limiting receivers (Chapter 6)
is non-return-to-zero (NRZ) or optical duobinary (ODB), while the linear receiver (Chap-
ter 5) is made for multilevel modulation such as pulse-amplitude modulation (PAM).
2.3.1 Modulation
Information can be conveyed in a single-mode optical ber by modulation of three phys-
ical attributes of the optical eld: intensity, phase and polarization. Among the multitude
of existing optical modulation formats, the simplest one is NRZ or on-o keying (OOK),
in which information appears as two intensity levels: the optical signal is on for a one bit
and o for a zero bit. This format puts the least constraints on the receiver linearity. Given
a bit rate of Rb bits/s, it can be shown that most of the power is conned in a bandwidth
of Rb Hz [40].
Spectral eciency can be increased by adding more intensity levels, as in PAM. This
also alleviates inter-symbol interference (ISI) induced by chromatic dispersion as, for a
given bit-rate, the required bandwidth is lower compared to NRZ. However, it makes
the design of the receiver more dicult as a linear datapath is required with controlled
overshoot. In addition, a higher signal-to-noise ratio is needed for reliable detection.
A compromise between the chromatic dispersion tolerance of multilevel schemes and
simplicity and low-cost of direct detection receivers is found in ODB modulation. The
electrical three-level output of a precoder is mapped into three optical states: low and
high optical intensity, of which the phase of the optical eld can be inverting or non-
inverting [41–43]. The precoded ODB signal can be demodulated into a NRZ-like signal
by a conventional direct detection receiver.
Many more complex modulation schemes also embed information in the phase and
polarization of the optical eld, a discussion which is beyond the scope of this work [44].
2.3.2 Line Coding
Line coding is usually applied to a data stream to provide the following properties: dc
balance, short run lengths and high transition density. The time-average of a dc balanced
signal is centered between the extreme values and carries no information. This allows
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for ac coupling or functionally equivalent operations, such as oset compensation. How-
ever, in order to limit the power penalty (Section 2.5.3) due to baseline wander or droop,
the low-frequency content of the data should be limited. Hence, a maximum number of
consecutive identical bits or symbols (run-length) is usually imposed. A high transition
density is desired for the clock recovery. Well-known types of line coding include pseudo-
random bit sequence (PRBS) scrambling and block coding (e.g. 8B/10B, 64B/66B) [45].
2.4 Dynamic Range
The dynamic range of an optical receiver is dened as the input (optical power or elec-
trical current) range where a specied signal quality is achieved. Dynamic range is lower
bounded by the sensitivity limit and upper bounded by the overload limit. Signal quality
is usually expressed as a bit-error ratio (BER), although sometimes signal-to-noise ratio
(SNR) or SNR per bit (Eb/N0) is used. The BER associated with ‘error-free’ reception de-
pends on the context. In this work, the target is 10−12. Visually, received signal quality is
sometimes evaluated on the eye diagram. Note that error-correcting codes can be used to
obtain a lower BER at the expense of some overhead.
2.4.1 Sensitivity
The sensitivity limit equals the smallest input signal that can still be receivedwith a certain
quality. For NRZ modulation, free of ISI and only Gaussian signal-independent noise, the
average optical sensitivity can be expressed as:
P sens = Q
irmsn
R (2.1)
with irmsn the total rms input-referred noise current of the receiver and R the photo diode
responsivity (Section 2.6). The Personick-Q Q expresses how much larger the optical
signal needs to be, compared to the noise, to obtain a given BER. Formally, the threshold
of the decision circuit should be at least Q standard deviations (of the noise) above or
below the mean high or low level to ensure a desired error rate [46]. For a BER of 10−12,
Q = 7.035.
Equation (2.1) can also be expressed in the electrical domain as follows, assuming
innite extinction ratio (ER):
i
pp
sens = 2Q irmsn (2.2)
in which i
pp
sens is the minimum peak-to-peak input current.
In this work, this simple model will be used as p-i-n photo diode noise is largely signal-
independent.
2.4.2 Overload Limit
As the input signal increases beyond the sensitivity limit, the BER continues to decrease,
typically until a BER-oor is observed. At a given input level, signal quality degrades again
as large-signal eects such as pulse-width modulation, jitter and asymmetric clipping
distort the output eye. The overload limit, Povl or i
pp
ovl
, equals the maximum input level
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where a specied signal quality is still obtained. No general formula exists as the overload
limit is highly topology-dependent.
The design described in Chapter 5 includes AGC to increase the overload limit and
hence increase the dynamic range.
2.5 Power Penalties and Non-idealities
Several non-idealities in the receiver degrade the performance or quality of the received
signal. A concept that allows to quantify these impairments is power penalty (PP). For-
mally, a PP related to an impairment is the increase in average optical transmit power
necessary to achieve the same BER as in the absence of the impairment. The relevant PP’s
in the context of this work are described concisely in this section. Several other power
penalties are covered in literature [18].
2.5.1 Extinction Ratio
When an optical transmitter transmits a zero, the light is not completely shut o. The
ratio of the (time-average) power of a logical ‘1’ to the (time-average) power of logical ‘0’
is called ER:
ER =
P1
P0
(2.3)
Ideally ER is innite. It can be shown that, for unamplied p-i-n receivers, the PP due to
nite ER is [18]:
PP =
ER + 1
ER − 1 (2.4)
For ER = 10 dB, PP = 0.87 dB.
2.5.2 Bandwidth
Limited bandwidth of a receiver introduces ISI and limits the output swing of certain bit
sequences (those with higher frequency content). As a result, the vertical eye opening is
reduced from Vh to V
′
h
. In order to restore the vertical eye opening and original BER, the
output swing needs to increase to PP ·Vh , such that:
PP =
Vh
V ′
h
(2.5)
2.5.3 High-pass Behavior
Certain circuit topologies, such as balancing, feedback oset compensation or ac coupling,
introduce a high-pass pole in the small-signal gain of the datapath. This introduces drift,
droop or baseline wander in the output signal when the input signal remains at the same
level for a long period of time, e.g. when receiving a long string of consecutive identical
digits (CID). This causes a degradation of signal quality (BER).
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It can be shown that the PP, for NRZ modulation, associated with a single high-pass
pole fpL is [18]:
PP = 1 +
2π fpLr
Rb
(2.6)
in which Rb is the bit rate and r the maximum number of CIDs. Low-frequency content
is usually limited by line coding (Section 2.3.2).
2.5.4 Crosstalk in Multichannel Receivers
Multichannel receivers integrate more than one receiver lane on a single chip, sharing
control wires and possibly supply rails. This allows tighter integration with higher total
data rates, e.g. one receiver channel for each wavelength in a dense wavelength division
multiplexing (DWDM) system. However, multichannel receivers can incur an additional
penalty due to crosstalk between neighboring channels.
Crosstalk can be dened as the undesired energy appearing in one signal path as a
result of coupling from other (adjacent) signal paths [47]. In a system such as an optical
receiver, the total crosstalk is hard to quantify analytically or even numerically. Hence,
a general formula for the PP is not available. However, the PP can be measured (Sec-
tion 6.7.3).
Crosstalk can be limited by technological and topological measures as discussed next.
Mechanisms and Mitigation of Crosstalk
Qualitatively, one can discern several crosstalk mechanisms, which can be coarsely clas-
sied as electromagnetic coupling via the bondwires and coupling via the substrate or
supply rails.
Part of the input current of a given channel will originate from the other channels due
to coupling between bondwires. At lower frequencies, bondwires are electrically short
compared to the wavelength and the eect can be treated by inductive and capacitive
coupling. At higher frequencies the electromagnetic eld coupling dominates as each
bondwire becomes a transmitting and receiving antenna and wave propagation eects
must be taken into account. As both bondwires of a channel are terminated (at least at
one side) by a relatively low impedance (a decoupled supply at the cathode bond pad
and the low input impedance of the TIA at the anode bond pad), inductive coupling with
other channels, expressed through themutual inductance Lm , will be dominant (not unlike
current transformer action). One way to reduce Lm is to increase the channel separation
or reduce the spacing between both bondwires of a single channel (as current ows in
opposite direction). However, this might not be possible when channel and bondwire
spacing is xed and dictated by the photo diode array. For the same reason, shielding
might not be usable.
Other sources of crosstalk originate in the receiver chip itself [48, 49]. A rst mecha-
nism is coupling through the substrate. Assuming the substrate is tied to ground, substrate
currents ow whenever the intended ground return path is not low impedance enough,
such that a current divider is formed between the substrate and intended ground wire
path. A voltage drop will develop across the non-zero impedance of the substrate. This
can provoke local ground-bounce, emitter or source debiasing, etc. [49]. Quantication of
this eect requires a decent substrate model and optimized tools to handle to vast amount
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of resulting nodes. Several techniques are available to isolate building blocks and mini-
mize inter-channel crosstalk:
Lightly doped substrate Use of a P- substrate makes the substrate higher impedant. In
a SiGe process, this is usually the case. However, to avoid latch-up, the substrate
must be rmly tied to ground. Silicon-on-insulator (SOI) technologies take this
approach to the extreme.
Guard rings Single or multiple guards rings around devices collect return current from
the substrate to the metal wires.
Triple wells Isolating wells combined with guard rings enhance the eect of guard rings
alone.
Deep trench isolation In a SiGe BiCMOS process, the sidewalls of the collector tubs of
the bipolar transistors are created using deep trenches. These extend deeper into
the substrate than wells. When used as barriers between blocks, these trenches can
provide superior isolation.
A second important mechanism is coupling through the supply rails. Currents in
the supply lines develop a voltage drop across the rail impedance, which can inuence
connected circuits. Remedies include:
Supply decoupling and ltering On-chip supply decoupling provides a local return
path for higher-frequency signals and minimizes current loop area. However, it
might be still required to include a small resistance to damp potential ringing. A
common technique to power a multistage amplier is to apply the supply at the out-
put stage and provide progressive supply ltering between the stages. This avoids
that large currents in the supply rails ow past the sensitive input stages.
Separate power domains Separate blocks are supplied with dedicated supply rails.
Crossing the domain boundaries should be avoided. However, this leaves less area
for on-chip decoupling and requires more pins.
Dierential circuits In a dierential circuit, supply noisemanifests itself approximately
as common-mode interference, which is rejected to a large extent. Dierential
topologies, however, consume more power and require more silicon area than their
single-ended counterparts and have implications on noise (generated by the circuit
itself) performance.
Many of these techniques have been used in the design of the multichannel receiver
in Chapter 6.
2.6 Detector: P-I-N Photo Diode
The photodetector converts incident light into a photocurrent. Three major types are
commonly used: the p-i-n diode, the avalanche photodetector (APD) and the optically
preamplied detector. In this work p-i-n diodes are used, which consist of three layers of
semiconductor material: an intrinsic layer is sandwiched between a p-n junction. Reverse
bias must be applied in normal operation. Their relevant characteristics are concisely
presented next, without going further into the physical details [18, 50].
Multiple photo diodes can be integrated in an array, either with or without common
nodes. A typical standard pitch is 250 µm [51].
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2.6.1 Responsivity
The responsivity R [A/W] of a p-i-n diode expresses the amount the photocurrent gener-
ated per unit of incident optical power:
IPD = RP (2.7)
This is a linear relation, which is somewhat remarkable, as usually power increases with
the square of the current. The responsivity depends on the wavelength of the incident
light and the quantum eciency of the photo diode and typically ranges between 0.2 A/W
and 0.9 A/W.
2.6.2 Linear Model
CPD
RPD
iPD io
Figure 2.2: Linear model of the p-i-n diode.
A simple linear model of an unpackaged photodiode (Fig. 2.2) is a rst order circuit.
The output current, sensed with an ideal current sink, is given by:
io =
iPD
1 + s
ωPD
(2.8)
with the bandwidth determined by the ohmic contact resistance RPD, junction depletion
capacitance CPD and the transit time τPD through the intrinsic layer:
ωPD =
1
RPDCPD + τPD
(2.9)
The transit time is optimally small at its saturation value when the diode is reverse biased
at an appropriate device-dependent voltage.
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Chapter 3
Event-driven AGC Concepts
In the context of the Mirage project (Section 1.1.1), a linear optical receiver for multi-
level modulation formats is required. In order to obtain sucient dynamic range while
remaining adequately linear, some form of automatic gain control (AGC) is required. Con-
ceptually, such a system adapts the gain of the high-speed datapath such that the output
amplitude remains constant.
Depending onwhether the system acts on the signal detected at the input or the output
of the datapath, the architecture is called feedforward or feedback AGC, respectively [52].
In feedback systems the dynamic range at the input of the detector is limited, while in
feedforward systems the detector is exposed to the entire input signal range and requires
expanded linear range. The feedback approach is inherently more precise, but stability is
a concern and should be carefully asserted. In the context of a high-speed optical receiver,
it is desirable to avoid extra circuitry at the sensitive input stage to avoid extra noise. For
these reasons, this work focuses on a feedback architecture. It should be noted however,
that with some eort the event-driven concept could also be applied to feedforward ar-
chitectures, in case of a more suitable application context.
In Section 3.1, the fundamentals of feedback AGC systems are discussed. Based on
a generic large-signal model, a small-signal equivalent linearized model is derived. It is
shown that in order to obtain a settling time independent of the input amplitude step,
the variable gain amplier (VGA) should be exponentially dependent on its control sig-
nal and a logarithmic amplier should be included in the loop. A bounded settling time
is desirable in optical receivers as often transient response must have vanished during a
xed-length data preamble. In Section 3.2, the loop is quantized and a digital look-up ta-
ble (LUT) is included. This allows independent control of the datapath’s gain, bandwidth
and peaking behavior, not easily obtainable in an analog fashion. Indeed, controlled over-
shoot across the signal input range is important to retain signal quality when multilevel
modulation formats are used. In addition, the system introduces exibility, as the datap-
ath can be reprogrammed for dierent scenarios, even on the y. However, quantization
introduces limit-cycling. This phenomenon is analyzed using a large-signal linearization
technique known as describing functions. A system is introduced to avoid these undesired
oscillations. It is shown that the settling time is upper-bounded by its continuous-time
value. Furthermore, the salient parameters of the loop gain, as a function of building block
parameters, are discussed, as well as a number of secondary aspects.
23
24 Chapter 3. Event-driven AGC Concepts
3.1 Fundamentals of Feedback AGC Systems
Feedback AGC systems have been studied for decades in classic literature and their be-
havior is well understood [52–56]. The following section provides a basic introduction.
Starting from a general system description with only a few basic assumptions, a linear
equivalent system is derived. The results are consistent with previous work, as is to be
expected.
3.1.1 Continuous-time Feedback AGC
Consider the general continuous-time feedback AGC system depicted in Fig. 3.1. An input
signalAi (t )p (t ) with instantaneous amplitudeAi (t ) is applied to a VGA G. The frequency
response of the VGA is much wider than the loop bandwidth, such that no dynamics
are introduced and its model reduces to a simple gain G (C ). The amplitude Ao (t ) of the
output signal is extracted by a detector D and compared to a desired reference amplitude
Ar ef . Loop lter L (approximately an integrator) amplies the error signal and applies the
signal C to the control input of the VGA. Given a stable loop, this system steers the VGA
such that in equilibrium, the detected amplitude approximates Ar ef . An AGC system is
denoted simple when Ar ef is zero, delayed otherwise [55].
G(C)
L
C
Ai (t)p(t) Ao(t)p(t)
Ar ef
D
G
Figure 3.1: General continuous-time feedback AGC system.
3.1.2 Large-signal Transfer Characteristic
Figure 3.2 shows the static input-output characteristic of a general delayed feedback AGC
system. Gain control action occurs for input amplitudes between A1 and A2, called the
eective AGC range. Usually non-linearities such as amplier clipping determine the
limits, although they can be deliberately built in. Outside of the AGC range, the loop is
eectively open and the VGA gain stays xed. The following sections assume the input
level to be within the eective AGC range.
A gure of merit, the compression ratio, stiness or atness factor Mc , is dened as
the ratio of the change of input level in dB to the change of output level in dB [55]. It is
related to the loop gain as will be shown below. Note that in the case of simple AGC, Mc
cannot be arbitrarily high, since the system would produce no output at all.
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Figure 3.2: Large-signal static characteristic of a delayed AGC system.
3.1.3 Small-signal Linearization
Clearly, this system is non-linear, as the gain of the VGA depends on the amplitude of
the input signal and the detector performs a non-linear operation. In general non-linear
dynamics are dicult to analyze exactly [57, 58]. One way of tackling this problem is to
linearize the system for incremental changes around a given stable steady state, assuming
one exists, such that linear analysis tools can be applied. Large-signal behavior should
still be conrmed, if not analytically, then at least numerically.
As a rst step, note that the system essentially operates on the (low frequency) en-
velope of the input signal, hence the dependence on the signal shape through p (t ) can
be omitted. In addition, the explicit time argument will be dropped for notational clarity.
Now, if the detector is made much faster than the loop bandwidth, it can be replaced by
its incremental gain, which is assumed signal-independent and constant. As we pursue a
general analysis approach, let’s include a continuous, invertible function F (·) that lumps
together the equivalent detector gain and other, possibly non-linear, operations in the
feedback path (see below). Oftentimes, F (·) is also applied to the reference input in order
to obtain a direct mapping between Ar ef and Ao . This is depicted in Fig. 3.3.
L
C
Ai Ao
Ar ef
G(C)
F (·)
F (·)
Figure 3.3: General feedback AGC system in the amplitude domain. The F (·) function
lumps together the equivalent detector gain and other, possibly non-linear, operations.
The next step involves linearizing this system around a stable steady state, which will
be indicated by the subscript q. Denote any signalX in the system by the sum of a steady-
state component and a small disturbance:
X = Xq + ∆x (3.1)
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Explicit increment notation (∆x ) is retained for clarity. The goal is to nd the equivalent
system that operates on the increments. The function describing the VGA has essentially
two inputs, the input amplitude and the control signal:
Ao = G (C )Ai (3.2)
Calculation of the total dierential of Eq. (3.2), which expresses the change of the output
amplitude ∆ao due to a change of the control signal ∆c or the input ∆ai , yields:
∆ao = Ai,q
dG (c )
dc
c=Cq
∆c + G (c )c=Cq ∆ai (3.3)
= Ai,q
dG (Cq )
dc
∆c +G (Cq )∆ai (3.4)
where Eq. (3.4) uses simplied Leibniz notation for brevity. The dependence on the operat-
ing point is readily apparent. Equally, evaluating the derivative of F (x ) in the appropriate
operating points (Ar ef ,q and Ao,q ) results in an incremental gain.
L(s)
∆c
∆ai ∆ao
∆ar ef
G(Cq)
dF (Ao,q )
dx
Ai,q
dG(Cq )
dc
dF (Ar ef ,q )
dx
∆y∆x
∆z
Figure 3.4: Equivalent linearized general continuous-time feedback AGC system and
1-GFT test signal injection.
Figure 3.4 shows the equivalent linear AGC system for small changes. This is a two-
input (∆ai and ∆ar ef ), one-output (∆ao ) linear system. As superposition now holds, let’s
apply the 1-GFT to both closed-loop transfer functions in this feedback system. The aim
is to decompose each closed-loop transfer H function in the following form:
H = H∞
T
1 +T
+
H0
1 +T
(3.5)
The denitions of the various lower-level transfer functions are summarized in Ap-
pendix A.1.1. To not overly complicate notation, the symbols H∞ and H0 will not be
further specied and the context should clarify to which decomposition they apply.
The natural injection point is at the error summing point, as indicated in Figure 3.4
and results in the desired H∞ in both cases. Set both inputs to zero. The loop gain T (s ) is
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given by:
T (s ) =
∆y
∆x
∆ai=0,∆ar ef =0
(3.6)
= Ai,q
dG (Cq )
dc
dF (Ao,q )
dx
L(s ) (3.7)
Consider now the transfer function from ∆ar ef to ∆ao , so ∆ai must be set to zero. The
second-level transfer functions become:
H∞ =
∆ao
∆ar ef
∆ai=0,∆y=0
(3.8)
=

dF (Ar ef ,q )
dx


dF (Ao,q )
dx

−1
(3.9)
≈ 1 (3.10)
H0 =
∆ao
∆ar ef
∆ai=0,∆x=0
(3.11)
= 0 (3.12)
The approximation in Eq. (3.10) holds as in equilibriumAr ef ,q ≈ Ao,q and F (·) is assumed
smooth in that region. Equation (3.12) indicates no direct forward transmission. Indeed,
F (x ) is unilateral in this ideal block diagram.
Now, let ∆ar ef be zero. The corresponding results for the transfer function from ∆ai ,
which is the ‘intuitive’ system input, to ∆ao are:
H∞ =
∆ao
∆ai
∆ar ef =0,∆y=0
= 0 (3.13)
H0 =
∆ao
∆ai
∆ar ef =0,∆x=0
= G (Cq ) (3.14)
Equation (3.13) holds because when both ∆ar ef and ∆y are zero, the output of the detector
and hence the system output is necessarily zero. It expresses that, ideally, the system does
not change the output amplitude when the input amplitude changes. This is clearly de-
sired in an AGC system. However, direct forward transmission is not zero, as indicated by
Eq. (3.14). This is the system response when the loop gain is zero, e.g. the initial response
to a step of ∆ai .
It follows from Eqs. (3.10), (3.14) and (A.24) that the complete system of Fig. 3.4 can be
described as:
∆ao =
T (s )
1 +T (s )
∆ar ef +
G (Cq )
1 +T (s )
∆ai (3.15)
withT (s ) given by Eq. (3.7). As usual, the return dierence 1+T (s ) determines the stability
of the closed-loop system1, while the dynamic responses to the system inputs additionally
include the other factors.
1Assuming implicitly that the system with T killed is stable.
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Now, consider only the response due to ∆ai . Equations (3.7) and (3.15) show that, as
both the VGA gain and the loop gain depend on the operating point, in general the settling
time of the closed loop depends on the input amplitude. This is undesired in most appli-
cations, e.g. when a receiver has to adjust its output amplitude during a xed-length data
preamble. However, it is possible to achieve constant settling time by appropriate choice
ofG (C ) and F (x ) (and L(s )) [59–63]. Let’s consider two practically useful implementations
of F (x ).
Ideal detector The detector extracts a scaled version of the amplitude of the output
signal. It follows that:
F (x ) = kDx (3.16)
dF (Ao,q )
dx
= kD (3.17)
and the loop gain (Eq. (3.7)) reduces to
T (s ) = Ai,q
dG (Cq )
dc
kDL(s ) (3.18)
Clearly, the loop stability and closed-loop dynamics still depend on the input amplitude,
as well as the VGA function G (C ) and detector gain kD .
Ideal detector and logarithmic operation Usually, one adds a logarithmic amplier
(logamp) after the detector. If it is assumed much faster than the loop action, then:
F (x ) = kM ln
(
kD x
jM
)
(3.19)
dF (Ao,q )
dx
=
kM
Ao,q
=
kM
Ai,q G (Cq )
(3.20)
in which kM is the logamp large-signal gain and jM is called the intercept, as depicted
in Fig. 3.5. Remark that Eq. (3.20) expresses a simple gain, though still dependent on the
input amplitude.
Figure 3.5: Transfer curve of a logarithmic amplier.
Invoking Eq. (3.7) yields:
T (s ) =

1
G (Cq )
dG (Cq )
dc

kML(s ) (3.21)
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Clearly, if the factor between brackets is made constant, the loop gain is independent of
the operating point (given a xed loop lter). Solving the resulting dierential equation
for the required VGA function and loop gain, yields:
G (C ) = kG exp
(
C
jG
)
(3.22)
T (s ) =
kM
jG
L(s ) (3.23)
The VGA must be an exponential function of its control signal (see Fig. 3.6). In Eq. (3.22),
kG and jG are the VGA large-signal gain and intercept, respectively. Together with the
Figure 3.6: Transfer curve of a exponential amplier.
loop lter L, these parameters determine the dynamics of the loop. For stability reasons,
the loop gain should cross the unity-gain frequency with an approximate slope of 20 dB
per decade. If L is approximately an integrator with unity-gain frequency fL , the unity-
gain frequency of the loop becomes:
f0dB,T =
kM
jG
fL (3.24)
which is a function of the logamp gain kM and VGA intercept jG , but not of the logamp
intercept jM , the detector gain kD , nor the VGA gain kG . In the circuit implementation
(Chapters 4 and 5), those parameters will be used as scaling constants to obtain practical
node voltages or branch currents.
The closed-loop frequency response with respect to ∆ai is constructed graphically
from Eq. (3.15), as depicted in Fig. 3.7 and exhibits high-pass behavior. We write:
∆ao
∆ai
=
G (Cq )
1 +
2π f0dB,T
s
(3.25)
with:
G (Cq ) = kG exp
(
Cq
jG
)
(3.26)
in which the inverted zero due to non-innite dc loop gain is neglected. The construction
shows that an amplitude-independent inverted pole is introduced at the loop unity-gain
frequency. In other words: the system lters out any variation of the amplitude envelope
of the input signal. G (Cq ) is now the midband gain and is evidently still a function of the
input amplitude. The settling time is constant and given by (2 %):
Ts ≈ 4
2π f0dB,T
(3.27)
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Figure 3.7: Graphical construction of the small-signal response due to ∆ai , at a given
equilibrium.
In contrast to the settling time, the static output amplitude error when a unit input am-
plitude step is applied to ∆ai , is not constant. Using Laplace’s limit theorem and referring
to Eq. (3.15):
ϵ∞ = lim
s→0
s
1
s
G (Cq )
1 +T (s )
≈ G (Cq )
T (0)
(3.28)
The compression ratio Mc , introduced in Section 3.1.2, can be approximated by the ratio
of relative change of the input level to the relative change of the output level [55]:
Mc =
Ai
Ai,q
dB
Ao
Ao,q
dB
≈
∆ai
Ai,q
∆ao
Ao,q
(3.29)
which, given Eq. (3.15) and Eq. (3.2), yields in steady-state:
Mc ≈ 1 +T (0) (3.30)
Hence the loop gain actually is the compression factor. Equation (3.28) and Eq. (3.30)
show that in a delayed AGC system, a high dc loop gain is desirable for minimum output
amplitude deviation over the eective AGC range.
3.1.4 Conclusion
Figure 3.8 summarizes these ndings. In order to obtain constant settling time of the
closed-loop system with a xed integrator in the loop, the VGA transfer curve must be
exponentially dependent on its control signal and a logamp must be included after the
detector. In a sense, these operations convert the multiplication of the VGA to addition
and subtraction. For convenience, the detector gain and logarithmic operation are also
applied to the reference.
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L
C
Ai (t)p(t) Ao(t)p(t)
kDAr ef
D
M
G
M
Figure 3.8: Continuous-time feedback AGC system, including exponential VGA and
logamp to obtain constant settling time.
3.2 Event-driven Digitally Controlled AGC
The AGC system is to be embedded in a very high-speed linear optical receiver operating
on multilevel modulation formats (see Chapter 1). As such, the VGA in Fig. 3.8 represents
the high speed datapath of the receiver. It is similar to the one described in Chapter 6.
Its input stage is a single-ended transimpedance amplier, connected to one input of a
dierential main amplier. A control loop removes the dc oset between the dierential
output signals by adjusting the dc voltage at the other input of the main amplier, thus
providing balanced dierential output signals.
The VGA should be exponentially dependent on its control signal. While signicant
work is already required for a single stage, imposing a combined exponential response
to the totality of the stages in an pure analog continuous fashion requires an inordinate
amount of eort. The total (noise) bandwidth should remain constant to preserve sig-
nal delity across the input range and multilevel modulation formats require controlled
overshoot behavior [18]. This adds considerable diculty as several interacting circuit
elements must be changed in tandem according to a possibly complex function. Also,
in some feedback-based topologies, a change of gain could change the local loop gain,
potentially leading to undesired peaking or even instability. Furthermore, trimming the
control law on-chip, e.g. with zener zapping, would be inconvenient, costly and perma-
nent. Clearly, pure analog control is undesired and not exible enough in the light of the
high-speed amplier with high-frequency performance dominated by parasitics.
The solution to reduce complexity, proposed in this work, is to approximate the expo-
nential VGA curve by a discrete set of xed gains, which are selected by a digital controller
governed by the detected signal. Indeed, by incorporating some sort of look-up table
(LUT), both the gain and the frequency response of each separate stage can be shaped
in order to obtain an overall desired response. This is akin to digitally assisted analog
systems [64, 65].
The following sections will describe the system-level aspects of such an implementa-
tion. Section 3.2.1 introduces a VGA controlled by a LUT. In Section 3.2.2, the quantization
of the AGC loop and its implications on closed-loop behavior are discussed. A quasi-
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linearization of the system, based on describing functions, is presented in Sections 3.2.3,
3.2.4 and 3.2.6, while amethod to avoid limit cycles is discussed in Section 3.2.5. Secondary
aspects are briey touched upon in Section 3.2.7.
3.2.1 LUT-based VGA
G(c)
c
d
· · ·
Figure 3.9: LUT-based VGA.
Figure 3.9 depicts the idea of a datapath—the VGA—controlled by a LUT, which is es-
sentially a memory block. The VGA is composed of multiple stages. The LUT contains
a number of Nc -bit code words, denoted states. A control word d with length Nd bits,
representing a quantized signal related to the detected output amplitude, selects the ap-
propriate state to be applied, as a word c, to the VGA. As a result, the gain and frequency
response (and possibly other parameters) of the datapath are programmed. Compared to
a pure analog implementation and depending on the process technology, potentially huge
silicon area and power savings are possibly when the LUT is implemented in CMOS logic.
Another advantage is the possibility to reprogram the LUT in the eld. Also, reuse in other
designs is promoted when a behavioral description of the LUT in a hardware description
language is available as this can easily be re-synthesized. A disadvantage, however, is that
control accuracy is reduced as the system is quantized and measures must be taken to rule
out limit cycling (Section 3.2.5).
3.2.2 Quantization of the AGC Loop
At some point in the loop, a quantized version of a signal related to the detected output
amplitude is to be extracted, the choice of which dictates what blocks must be imple-
mented in the quantized domain. Referring back to Fig. 3.8, several possible locations can
be observed.
System output The quantization of the high-speed output requires a high-speed quan-
tizer. Implementation at the projected data rate would be extremely dicult and
power-hungry.
Detector output The detector output is a lower-speed signal. Indeed, it detects (a func-
tion of) the envelope of the output signal, which requires some kind of integration.
In this case both the logamp and loop lter must be implemented in the quantized
domain.
Loop lter output The integrated error signal is the slowest signal. The logamp and
loop lter must be analog.
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In this work, the quantizer is inserted at the loop lter output as this avoids the use of
clocks or delays. This will be explained next.
Up to this point, no mention has been made of discretization in time. Indeed, the
proposed LUT-based VGA imposes essentially no constraints on the time-behavior of the
control words, as long as the VGA gain is allowed to settle between code word changes.
This leaves the choice whether to include some kind of uniform clocked sampling or let
the sampling rate be dictated by the detected signal itself.
A xed system clock allows straightforward implementation of the loop lter and
logamp in the digital domain (CMOS logic). However, the digitized signal is subject to
aliasing. Hence the (constant) sampling the rate must be chosen based on the highest ex-
pected frequency. Assuming this can work, a lot of unneeded samples would be generated
once settled, resulting in a waste of power, as the incident power to an optical receiver is
fairly constant2. In addition, running a full-swing CMOS clock next to a sensitive (tran-
simpedance) amplier is greatly undesired, although a dierential implementation and
other measures (Section 2.5.4) could mitigate the eects to some extent. Moreover the
required clock distribution tree would increase the interference coupling mechanisms.
In a clockless design, a new sample is generated only when the signal crosses a quanti-
zation threshold (level-crossing quantization [66]). As the sample rate is now proportional
to the activity of the input signal, this is denoted event-driven sampling [67]. This results
in activity-dependent power dissipation for the clock-less digital parts. In addition, the
quantizer output spectrum is alias-free and the omission of a clock distribution tree re-
duces the number of coupling mechanisms. The umbrella term “event-driven” has been
coined for these kind of systems [68]. The quantizer is an event-driven analog to digital
converter (ADC) and the resulting signal is processed using event-driven digital signal
processing (DSP). The quantized signal can be represented in parallel form (e.g. binary or
thermometer) or as a kind of asynchronous delta encoding. The event-driven processing
can be clocked, defeating the purpose, or work in continuous-time. It uses conventional
asynchronous logic and delays, the latter which must be tuned and matched [68, 69].
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Figure 3.10: Event-driven digitally controlled AGC loop.
A clockless design is chosen for the advantages stated above. Furthermore, delay el-
ements were deemed undesired as the implementation of these delays, required for the
digital processing, either uses an external time reference, inverter chain or a clock after
all and requires tuning. Hence, as shown in Fig. 3.10, the quantizer is inserted at the loop
2In the case of the continuous-wave (CW) transmission in the context of this work.
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lter output while the loop lter itself and logamp remain analog. The amplied loop er-
ror signalC is quantized. The LUT is a pure combinatorial circuit implemented in CMOS.
The system is now an event-driven digitally-controlled AGC loop.
3.2.2.1 Quantizer
For analysis purposes, the LUT including conversion to binary code words d can be by-
passed by denoting the continuous-time output of the quantizerQ (C ) as D and assuming
it to be directly connected to an equivalent continuous-time VGA G (D). The output of
the loop lter is C .
Figure 3.11: Uniform quantizer input-output characteristic.
The quantization is uniform. The input-output characteristic of the quantizer can be
described as (Fig. 3.11):
Q (C ) =
NQ∑
i=1
δDH
(
C − iδC + δC
2
)
(3.31)
in which H (·) is the Heaviside step function [70]. The quantizer input and output step
(bin) are δC and δD , respectively. The number of steps equals NQ . It is asymmetric (not
odd) and of the mid-thread type. As the number of quantization steps increases, the quan-
tizer curve approaches a straight line to a progressively better degree, its slope being:
k˜Q =
δD
δC
(3.32)
In Section 3.2.6, Eq. (3.32) is shown to be the approximate equivalent gain of the quan-
tizer. The residual dierence between the output and the input of the quantizer can be
modeled as additive noise (although not independent from the input signal) and is called
quantization noise.
3.2.2.2 Limit Cycles
The quantizer represents a new hard nonlinearity in the system and the possibility of
limit cycles must be investigated. An intuitive argument will now be given to indicate
the existence of these oscillatory responses. A more rigorous study follows in the next
sections.
Without loss of generality, the logamps can be ignored. The loop lter output is quan-
tized. However, the control loop will still steer the VGA gain such that the average of
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the detected signal minus (the average of) the desired signal is zero. In other words, such
that the average of the detected signal equals (the average of) the desired signal. This
means that variations of the detected signal are still allowed, as long as they are fast
enough (compared to the loop bandwidth). It follows that it is possible that the VGA cy-
cles between two adjacent gains, as long as the average gain makes the error signal small
enough. These periodic limit cycles give rise to periodic quantization noise. Section 3.2.5
goes deeper into this matter.
3.2.3 Describing Functions of the Quantizer
The linearization approach for incremental changes (calculating the total derivative in a
given nominal operating point), used for the continuous-time system (Section 3.1.3), can
not be applied to this new systemwhich contains hard discontinuities. Indeed, the deriva-
tive of the quantizer input-output relation Q (C ) is a sum of shifted Dirac delta functions,
which is not continuous nor bounded. The resulting loop gain would either be zero or
innite.
Instead the operation of the nonlinear element for changes of nite size is approx-
imated by a linear operation. This is called quasi-linearization as the resulting linear
system depends also on signal amplitude. When the signal presented to the nonlinear-
ity is assumed to have a certain form, the quasi-linearization results are called describ-
ing functions [58]. Three conditions must be satised for the describing functions to be
meaningful. First, the nonlinear element is time-invariant. Second, no subharmonics are
generated by the nonlinear element in response to sinusoidal input. Both are true for
the quantizer. Third, the input to the nonlinearity is approximately sinusoidal (the lter
hypothesis). This condition is true to the extend that the loop lter, logamp and detector
dynamics provide enough attenuation of higher order harmonics of a potential limit cycle
oscillation. Let’s assume this to be the case and seek validation when required.
Assume a limit cycle exists. Then the input of the quantizer can be approximated as
the sum of two components: the amplied average error signalCϵ and a ltered periodical
signal Cs
3. If the system input does not change, Cϵ is only slowly changing with respect
to the limit cycle amplitude A over the cycle period Tc :
Tc

dCϵ
dt

≪ A (3.33)
As Eq. (3.33) is satised, the dual-input describing function (DIDF) analysis can be applied.
The quantizer input is assumed to be:
C (t ) = Cϵ +Cs (t ) (3.34)
= B +A sin
(
2π
t
T
+ θ
)
(3.35)
The describing functions for both components (in the presence of each other) repre-
sent an equivalent quantizer (Fig. 3.12). It can be shown that the describing functions for
3Another way to see that the quantizer input must include a bias term is the following: if the system is limit
cycling, a bias term must necessarily develop because of the asymmetric nonlinearity, by rectication action.
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Figure 3.12: Describing functions as approximators of the quantizer (based on [58]).
the limit cycleCs (amplitudeA) and the bias componentCϵ (level B) can be written as [58]:
QA (A,B) =
δD
A
NQ∑
i=1

q
*.
,
(2i − 1) δC2 + B
A
+/
-
+ q
*.
,
(2i − 1) δC2 − B
A
+/
-

(3.36)
QB (A,B) =
δD
B
NQ∑
i=1

p
*.
,
(2i − 1) δC2 + B
A
+/
-
− p *.
,
(2i − 1) δC2 − B
A
+/
-

(3.37)
with helper functions:
p (x ) =

−1
2 x < −1
1
π
arcsinx |x | <= 1
1
2 x > 1
(3.38)
q(x ) =

2
π
√
1 − x2 |x | <= 1
0 |x | > 1 (3.39)
Equations (3.36) and (3.37) are a function of both the bias component level B and the
limit cycle amplitude A (at the input of the quantizer). They are non-phase-shifting as
the quantizer is memoryless. They are also independent of frequency as the quantizer
output does not depend on the derivative of its input (it does not matter how fast the
input changes).
Graphical representations of Eqs. (3.36) and (3.37), normalized to k˜Q (Eq. (3.32)), are
shown in Figs. 3.13 to 3.16 for a two-step quantizer (NQ = 2). Consider the describing
function of the limit cycle QA (A,B) without bias (B = 0). For amplitudes smaller than
half a step, the output of the quantizer does not change, hence its gain4 is zero. For a
normalized input of
√
2/2, the normalized gain reaches a maximum of 4/π . For large
input values within the input range of the quantizer, the gain approaches 1, after which
it starts to roll o for even larger inputs. Note however, that for nonzero B, the gain
can be signicantly higher as the bias term approaches a multiple of δC/2. For smaller
amplitudes, maximum gain occurs as B approaches a transition point (Fig. 3.15). For B
equal to a multiple of δC/2, the gain is innite for an innitesimal small amplitude as the
4In this context ‘gain’ and ‘describing function’ will be used interchangeably.
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Figure 3.13: Normalized describing function of the limit cycle for various dc biases, as a
function of limit cycle amplitude (two-step quantizer).
Figure 3.14: Normalized describing function of the bias term for various dc biases, as a
function of limit cycle amplitude (two-step quantizer).
limit cycle will be centered around a transition point of the quantizer and even a very
small disturbance will change its output.
Now consider QB (A,B), the describing function of the bias term in the presence of a
limit cycle. For B equal to a transition point, it is unity as the average quantizer input
equals the average output (Fig. 3.16). If the average output of the quantizer is greater
than B, the bias gain is higher than unity and vice versa. It follows that if B approaches
a transition point from below (above), the describing function of the bias term is always
smaller (higher) than unity for any amplitude.
Remark that the incremental-input describing function (IIDF) cannot be used, as no
restrictions are applied on the bias term. This once again shows that incremental lin-
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Figure 3.15: Normalized describing function of the limit cycle for dc biases around 1.5δC ,
as a function of limit cycle amplitude (two-step quantizer).
Figure 3.16: Normalized describing function of the bias term for dc biases around 1.5δC ,
as a function of limit cycle amplitude (two-step quantizer).
earization does not apply in this system.
3.2.4 Linearization of the Event-Driven AGC Loop
Using the describing functions developed in Section 3.2.3, the linear model of Section 3.1.3
will be extended to include the eect of the quantizer on the AGC loop. Referring to
Fig. 3.10 and Eq. (3.23), denote the linear part of the loop gain as Tlin:
Tlin (s ) =
kM
jG
L(s ) (3.40)
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3.2.4.1 Existence of Limit Cycles
In the given system, for a limit cycle to exist, both the bias term and the limit cycle sinusoid
must propagate around the loop unattenuated [58]. This leads to a dynamic as well as a
static condition on the existence of limit cycles.
The dynamic condition is evaluated on the incremental system approximation of Sec-
tion 3.1.3 (in the presence of the bias term B). Consider Fig. 3.4 and set the incremental
inputs zero. The VGA and logamp are replaced by their incremental linearization, while
the quantizer is replaced by the describing function of the sinusoidQA (A,B) (large-signal
linearization). The detector was already replaced by a simple gain when the amplitude-
domain model was set up. A sustained sinusoidal oscillation with frequency f0 requires:
QA (A,B)Tlin (j2π f0) = −1 (3.41)
or:
QA (A,B) =
1
|Tlin (j2π f0) |
(3.42)
∠Tlin (j2π f0) = −180° (3.43)
AsQA (A,B) is non-phase-shifting, Eq. (3.43) shows that the potential limit cycle frequen-
cies will be those where the phase of the linear part of the loop gain crosses −180°. In
a physical implementation such frequencies always exist. Note that QA (A,B) is the gain
margin of Tlin (j2π f ) when limit cycling. Ultimately, the non-dominant poles of the loop
gain determine the limit cycle frequency.
The static condition is evaluated on the static, large-signal model of the AGC system
(in the presence of the limit cycle A). Consider the large-signal amplitude-domain in
Fig. 3.3 and mentally add the quantizer by including the describing function for the bias
component QB (A,B) after the loop lter. Note that the VGA is exponential and the two
logamps are included (Fig. 3.8). When a test signal is injected at the input of the quantizer,
it is seen that a dc signal B can propagate around the loop when (invoking Eqs. (3.19)
and (3.23)):
B = L(0)

kM ln
(
kD
jM
Ar ef ,q
)
− kM ln
(
kD
jM
Ai,qG (Cq )
) (3.44)
with (Eq. (3.22)):
G (Cq ) = kG exp
(
Cq
jG
)
(3.45)
Cq = BQB (A,B) (3.46)
This yields:
B = L(0)kM

ln *
,
Ar ef ,q
Ai,q
+
-
− Cq
jG

(3.47)
= L(0)kM

ln *
,
Ar ef ,q
Ai,q
+
-
− BQB (A,B)
jG

(3.48)
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Solving this condition for QB (A,B) yields:
QB (A,B) =
jG
B
ln *
,
Ar ef ,q
Ai,q
+
-
− jG
kML(0)
(3.49)
≈ jG
B
ln *
,
Ar ef ,q
Ai,q
+
-
(3.50)
in which the approximation holds for high dc loop gain. The bias term depends on both
the amplitude of the reference signal and the input signal, which agrees with intuition.
It can be deduced graphically that for any given input amplitudeAi,q within the eec-
tive AGC range, a set (A,B) exists that satises both conditions (Eqs. (3.41) and (3.49)) for
a given Ar ef = Ar ef ,q . A limit cycle will eventually develop with amplitude (at the input
of the quantizer) smaller than a quantization step. The VGA will toggle between exactly
two states. The pathological situation where the detected amplitude exactly equals the
reference amplitude will quickly vanish due to noise and other imperfections, such that
in practice a limit cycle will always develop (again, for input signals within the eective
AGC range). This has been conrmed with simulations.
3.2.4.2 Limit Cycle Stability
The number of potential limit cycles is bounded by Eq. (3.41). Although not applied here,
methods exist to determine their stability5 [58]. The intuitive explanation given in Sec-
tion 3.2.2 suggests that at least one limit cycle must be stable. This has been conrmed by
numerical simulations.
3.2.5 Avoiding Limit Cycles
At this point, one should wonder whether or not these limit cycles should be avoided. For
a large number of quantization steps (ne granularity) the system approximates better
its continuous-time equivalent, the gain steps are small and the quantization noise at the
output is buried in the noise generated by the datapath of the receiver. However, it takes
more eort to populate the entire LUT, which increases linearly in size with each extra
step, as for each code word the gain and frequency response must be tailored. This could
be dealt with by using automatic calibration, though this is not further considered. In
any case, complexity increases again, which needs to be avoided. For a small number of
quantization steps (coarse granularity), the quantization noise is dominant and will dete-
riorate sensitivity of the receiver. In addition, the resulting big output amplitude swing
can potentially upset subsequent circuits. All this impacts performance negatively.
Furthermore, in both cases the continuous rail-to-rail switching of voltages in a rather
large digital block consumes power to no avail and is a source of interference. This fur-
ther impacts performance, not only of the datapath under consideration itself, but also
of adjacent channels in a multichannel receiver. These are the same reasons a clockless
design was chosen in the rst place (Section 3.2.2).
In summary, limit cycling in an optical receiver is not desired. One way of achieving
better behavior is to allow a range of amplitudes at the system output. Indeed, most data
processing systems tolerate a certain margin. Figure 3.17 depicts the operation principle.
5A limit cycle is stable if it returns to its original state in response to a perturbation of its amplitude or
frequency. It is called unstable otherwise.
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Awindow comparatorW indicates if the detected signal lies in the allowed range, in order
to inhibit the LUT from changing its output—thereby xing the VGA gain:
W (x ) = H (x −Ao,min) −H (x −Ao,max) (3.51)
The window bounds are dened as:
Ao,min = Ar ef (1 − α ) (3.52)
Ao,max = Ar ef (1 + α ) (3.53)
with 0 < α < 1. The window is centered around Ar ef and is 2αAr ef wide. H (·) is the
Heaviside step function [70].
The system is now time variant, precluding the further use of describing functions. In
essence, the control loop is broken for signals within range; there QA (A,B) and QB (A,B)
are eectively reduced to zero. When the loop is closed—i. e. when the system is set-
tling toward a steady-state—the dynamics can still be adequately predicted by the theory
developed in the previous sections. However, as soon as inh is asserted, the settling re-
sponse is cut short. This results in a shorter eective settling time for a smaller number
of quantization steps. The settling time, however, is still upper-bounded by its equivalent
continuous-time value. Hence, innitely long transient response cannot occur as in the
case of a general AGC system. As already pointed out in Section 3.1.3, this is a desirable
feature.
L
Ai (t)p(t) Ao(t)p(t)
kDAr ef
D
M
M
Q
G(c)
c
d
· · ·
W
inh
Figure 3.17: Event-driven digitally controlled AGC loop with window comparator to
avoid limit cycling.
3.2.5.1 Minimum Number of Quantization Steps
The allowed output amplitude window is usually xed by higher-level specications, thus
the minimum number of quantization steps NQ must be determined. For this and the
following analyses, the LUT will be bypassed, as described in Section 3.2.2.1. At this
point, it should be repeated that gain control only occurs for input amplitudes between
Ai,min and Ai,max; outside of this range the gain does not change (see Fig. 3.2). For a
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givenAr ef , minimum and maximum VGA gains can be associated with the input interval
[Ai,min,Ai,max]:
Gmin =
Ar ef
Ai,max
(3.54)
Gmax =
Ar ef
Ai,min
(3.55)
These gains are selected when the quantizer output D is at its extremes. For each quanti-
zation level k , the output D (k ) of the uniform quantizer is applied to the VGA gain G (C ),
which is an exponential function of C . The resulting quantized gain is denoted Gˆ (k ) . It
follows that the logarithm of the resulting gain is uniformly quantized with step size of:
ln Gˆ∆ = ln Gˆ (k+1) − ln Gˆ (k ), k = 0 . . .NQ − 1 (3.56)
=
1
NQ
(lnGmax − lnGmin) (3.57)
Limit cycling is avoided when the window size is at least as big as the output amplitude
step size, for any input. In other words: for any input amplitude Ai (in the active AGC
range), a quantized gain Gˆ (k+1) must exist such that the resulting output amplitudeAo lies
within the range [Ao,min,Ao,max]. Formulated:
Gˆ (k )Ai < Ao,min (3.58)
Gˆ (k+1)Ai ≥ Ao,min (3.59)
Gˆ (k+1)Ai < Ao,max (3.60)
Taking the logarithm of Eq. (3.60) and introducing Eq. (3.56) yields:
ln Gˆ (k+1) + lnAi < lnAo,max (3.61)
ln Gˆ (k ) + ln Gˆ (∆) + lnAi < ln
Ao,max
Ao,min
+ lnAo,min (3.62)
From Eq. (3.58) and Eq. (3.62) follows:
ln Gˆ (∆) < ln
Ao,max
Ao,min
(3.63)
Or with Eq. (3.57):
NQ >
ln Gmax
Gmin
ln
Ao,max
Ao,min
(3.64)
which yields:
NQ >
ln
Ai,max
Ai,min
ln
Ao,max
Ao,min
(3.65)
NQ >
ln Gmax
Gmin
ln 1+α1−α
(3.66)
NQ >
ln
Ai,max
Ai,min
ln 1+α1−α
(3.67)
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Equation (3.65) expresses that the number of required quantization steps depends only on
the ratios of the valid input and output dynamic range.
If the quantized outputD is to be encoded in a binary word d, it makes sense to exhaust
all possible values of d and choose the number of quantization levels to be a power of 2:
NQ ← 2⌈log2 NQ ⌉ (3.68)
in which ⌈·⌉ represents the ceiling function.
3.2.6 Approximative Linearization of the Event-Driven AGC Loop
The linearization described in Section 3.2.4 is used to predict the existence of limit cycles.
It is, however, less convenient for design because of the signal dependence of the describ-
ing functions. Figures 3.13 and 3.15 suggests thatQA (A,B) can be approximated by δD/δC
for signals within the quantizer input range. The biggest deviation from δD/δC occurs for
B around the quantizer transition points. However, this region of operation is avoided by
the system described in Section 3.2.5.
It can be shown formally that, as the number of quantization steps tends to innity,
the equivalent continuous-time system appears and the describing function tends to the
constant ratio:
lim
NQ→∞
QA (A,B) =
δD
δC
= k˜Q (3.69)
This is readily seen, as the quantizer characteristic approaches a straight line with the
given ratio as slope. Although in the implemented system the number of quantization
steps is far from innite, the approximation will be adopted for design guidance. The
loop gain becomes:
T (s ) ≈ k˜QTlin (s ) (3.70)
=
δD
δC
kM
jG
L(s ) (3.71)
This approximation will be used, in conjunction with the expressions derived in Sec-
tion 3.1.3, to implement the event-driven AGC system in Chapter 4.
3.2.7 Secondary Aspects
An implementation of the basic structure of the event-driven digitally controlled AGC
(Fig. 3.17) demands further study of a number of additional aspects, to ensure system-level
specications can be met as well as to derive circuit-level requirements. The frequency
response of the VGA, non-dominant poles in the loop, propagation delay in the logic
building blocks and accuracy of the VGA exponential approximation are shortly discussed
next.
3.2.7.1 High-pass Response of the VGA
Frequently, the VGA has a high-pass frequency response because of internal ac coupling
or oset compensation loops. In Section 3.1, it was stated that the bandwidth of the VGA
is assumed so high, that it can be simplied to a simple gain for the purpose of this work.
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Ideally, this should have no inuence on the detected signal. Indeed, the high-pass action
reduces the time average of the time-domain output signal to zero, whereas the AGC loop
works in the amplitude domain. However, in Sections 4.6 and 5.1, it will be shown that the
detector operates on a balanced dierential signal (the dierential output), such that any
transient response resulting from the balancing will prolong the detector settling time.
One way to cope with this, is to make the AGC loop much slower than the balancing
loop, as explained in Section 4.5.
3.2.7.2 Nondominant Poles
The nite speed of the analog blocks can be expressed by including extra factors in the
linearizations presented in Section 3.1.3 and Section 3.2.4. The limited bandwidth is ex-
pressed bymodeling each block as a low-pass lter of appropriate order (neglecting zeros).
Note that, in general, the poles depend on the input signal amplitude. The linear part of
the loop gain becomes:
Tlin
′(s ) = Tlin (s )
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The closed-loop response is aected according to Eq. (3.15). Stability and transient re-
sponse concerns call for worst case evaluation of the pole frequencies for a given input
amplitude range. The additional poles should be placed far enough from the unity-gain
frequency for a given closed-loop transient response specication.
The eects of nite logamp bandwidth and VGA gain switching speed can be included
in this manner.
3.2.7.3 Propagation Delay and Glitches
When a code word is applied to the LUT-based VGA, the output word does not change
instantaneously. The nite propagation delay τd of the combinatorial logic corresponds
to an excess phase lag in the loop gain:
Tlin
′(s ) = Tlin (s ) exp−sτd (3.74)
Together with the stability requirements, Eq. (3.74) constrains the maximum propagation
delay.
Propagation delay mismatch of internal logic paths could result in glitching or even
forbidden gain sequences as the LUT output code settles to its nal value. However, in
practice the delay mismatch is much smaller than the loop settling time and can be ig-
nored.
3.2.7.4 Limited Accuracy of VGA Exponential Approximation
As explained in Section 3.1.3, the gain characteristic of the VGA should be exponentially
dependent on its control signal. In the event-driven system, the VGA control signal is
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quantized, which results a discrete set of valid gains lying on the ideal curve. Equally, the
nite resolution of a LUT-based VGA introduces quantization of the gain values. Referring
to Fig. 3.9, the nite word length of control signal c limits the accuracy. The quantization
error can be modeled as an additive gain error dependent on the input signal. Small er-
rors that preserve monotonicity correspond to shifted transition points of the quantizer.
It follows that a non-uniform quantizer can be introduced to capture the quantization ef-
fects. Repeating the describing function analysis of Section 3.2.3 would reveal additional
dependence of the closed-loop behavior on the input amplitude.
This is not pursued in detail as the description of the VGA as the datapath of an optical
receiver is beyond the scope of this work. Furthermore, an exact match of the realized
gains with the theoretical curve is not feasible nor required. Indeed, the system should be
robust and tolerant to small imperfections. Suce it to say that the resolution is chosen
adequately high.
3.2.8 Conclusion
In this section, an event-driven implementation of the automatic gain control loop intro-
duced in Section 3.1 was proposed from a system-level point-of-view. Both the structural
and behavioral aspects were discussed. The control loop includes a LUT-based VGA and
quantizer as the event-driven parts, in addition to analog blocks such as the detector, log-
arithmic amplier and loop lter. The choice of location of the quantizer was discussed
as well as the benets of using a clockless design.
The non-linear nature of the quantizer was dealt with by applying a linearization tech-
nique known as describing function analysis. In this way, linear system design methods
could be used. Additionally, the existence of limit cycles was predicted. They can be
avoided by allowing a range of output amplitudes. This led to a requirement on the num-
ber of quantization steps. For design guidance, an approximate linearization of the system
was introduced. Secondary aspects such as additional poles, propagation delay and nite
resolution were shortly discussed.
The result is a system model of the quantized AGC loop. This model will serve as
the basis for the system-level design and circuit implementation, described in Chapters 4
and 5, respectively.
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Chapter 4
Event-driven AGC System-level
Design
Based on the analysis in Section 3.1, a system-level design of the event-driven automatic
gain control (AGC), embedded in a high-speed linear optical receiver, is now presented.
Quantities involved will no longer be dimensionless, instead physical voltages and cur-
rents will be used. In the light of a feasable physical implementation, knowledge of poten-
tial circuit topologies including their strengths and weaknesses is used to maximum ad-
vantage. Although presented in a linear fashion, the design decisions require interaction
between the system level and circuit implementation level. The result of the system-level
design is the requirements on the loop gain and specications for key lower-level building
blocks: the variable gain amplier (VGA), quantizer and loop lter.
A top-level block diagram is presented in Section 4.1, while the top-level specications
are discussed in Section 4.2. The important specications for the VGA, quantizer and loop
lter are derived Sections 4.3 to 4.5, followed by a short discussion of the detector and
transconductor in Section 4.6.
4.1 Overview
Consider the block diagram in Fig. 4.1. VGA G converts input current Ii to a balanced
dierential voltageVo = Vop −Vom = G (c) Ii . Detector D detects the output level (extracts
a measure of the dierential output amplitude) and has a dierential outputVdet,p −Vdet,m .
The logamps M require a current as input signal (Section 5.3). Hence, they are driven by
a linear transconductor stage Gm which has multiple identical outputs Idet. The reference
signal of the loop is current Iref, which is a measure of the desired output amplitude. It has
been implicitly multiplied by the (linearized) gains of the detector and transconductor,
such that the desired output level is obtained. Iref is generated by a digital to analog
converter (DAC). Loop lter L, approximately an integrator, provides loop compensation.
Its output is connected to quantizer Q, that converts the amplied loop error signalC to a
digital code word d. This signal selects a state c in the look-up table (LUT), which in turn
governs the gain and frequency response of the VGA.
Both Iref and Idet are also applied to the window comparator W. This block asserts
digital signal inh as soon as the detected output amplitude is within the desired range
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and inhibits the LUT from changing its state, eectively breaking the loop and keeping
the VGA gain xed. This avoids limit cycling (Section 3.2.5).
Transient Loop Restart Behavior When the loop is broken (inh asserted or input
signal outside of the eective AGC range (Section 3.1.2)), the output voltage of the loop
lter Vl will saturate against one of the supply rails. When the loop is reinstated (inh
deasserted and input signal within the eective AGC range), it takes time for the amplier
to resume linear operation as its internal nodes recover from the overload condition. This
situation can potentially prolong settling time and should be avoided. Therefore, two
additional mechanisms are included around the loop lter.
First, when inh is asserted, the loop lter is automatically recongured as a follower,
such that its output follows the midpoint voltage Vinh of the current transition bin in
the quantizer. This voltage is easily generated in the quantizer (Section 5.5). Second, the
maximum output voltage of the amplier is limited to the full-scale input voltage of the
quantizer by including a precision clamp. This circuit will not be further discussed.
4.2 Top-level Design Objectives
Table 4.1 shows the top-level specications of the linear optical receiver. Specications
of no interest to the AGC system, such as jitter and sensitivity, are omitted. The receiver
converts a single-ended photo current to a dierential peak-to-peak output voltage of
typically 400mV. Any high-pass pole should be no higher than 500 kHz to allow for long
strings of consecutive identical digits without appreciable power penalty due to baseline
wander (Section 2.5.3). Ultimately the receiver is to be used with multilevel modulation
formats (e.g. 4-PAM), however, all testing will be done using non-return-to-zero (NRZ)
data. This is easier to generate with high quality at the required speeds and is readily
available from measurement equipment. Furthermore, Chapter 5 will show that only the
behavior of the detector depends on the shape of the data signal. No explicit limits on
silicon area are imposed, in contrast with the four-channel receiver of Chapter 6. The
typical NRZ data rate is 26Gb/s.
Specication Symbol Unit Min. Typ. Max.
Bandwidth f3dB GHz 20 26
Bit rate (NRZ) Rb Gb/s 26
Baud rate (4-PAM) GBd 20
Transimpedance range RT Ω 125 2000
Dynamic range (optical; electrical) DR dB 12.5; 25
Dierential peak-to-peak output voltage V
pp
od
mV 320 400 480
Common-mode output voltage Voc V 2.1
Low cut-o frequency fpL kHz 500
Core supply voltage VDD V 2.5
Table 4.1: Top-level design objectives of the linear receiver.
The system is designed in the SiGe BiCMOS 0.13 µm process technology described in
50 Chapter 4. Event-driven AGC System-level Design
Section 1.3. The main core is supplied by a 2.5 V rail. An auxiliary supply of 1.2 V is avail-
able for most digital logic and also provides a convenient mid-rail reference voltage for
analog building blocks. Heavy local ltering and sensible layout are required to minimize
interference.
4.3 VGA
TIA MA
Ii Vo
c
Figure 4.2: The datapath of an optical receiver is the VGA in the AGC control loop con-
text.
The VGAG (c) is the high speed datapath of the receiver (Fig. 4.2). In contrast with the
receiver described in Chapter 6, this receiver is not hard limiting (for signals within the
specied input range). A single-ended transimpedance amplier (TIA) linearly converts
unipolar photo current Ii to a voltage that is, ideally, linearly amplied by amain amplier
(MA). The MA is composed of three stages and a 50Ω output driver.
Using an internal control loop, single-ended to dierential conversion is provided such
that the outputVo = Vop −Vom is balanced. As shown in Section 6.5, this loop introduces a
gain-dependent high-pass pole at fpL in the input-output transfer function. Its frequency
range [fpL.min; fpL,max] is given by:
fpL,min = fpL,max
Gmin
Gmax
= 31 kHz (4.1)
with fpL,max = 500 kHz, Gmin = 125Ω and Gmax = 2000Ω from Table 4.1. It is possible
to obtain a constant pole frequency by making the gain-bandwidth product (GBW) of the
balancing loop constant. This has not been implemented to limit the design complexity.
The VGA gain should be an exponential function of the control signal (Section 3.1).
The digital signal c controls the gain, bandwidth and overshoot of the datapath. It is the
quantized version of a conceptual continuous-time signal D (a voltage). The latter can be
assumed in the range 0V to 1V such that, without any loss of generality, the minimum
and maximum required gain are selected at D = 0V and D = 1V, respectively. From
Eq. (3.22), it follows that:
kG = G (0) = Gmin (4.2)
jG = ln
−1 Gmax
Gmin
(4.3)
which yield kG = 125Ω and jG = 0.36 (V).
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Table 4.2 summarizes the specications of interest in this context for the datapath.
They are calculated above or follow directly from the top-level design objectives (Ta-
ble 4.1). It is beyond the scope of this work to discus the design of the datapath in detail.
4.4 Quantizer
This block quantizes the amplied loop error signal: d = Q (Vl ). The specications of
the VGA suce to select the number of quantization steps NQ . The single-ended output
amplitude window width α is 20 %, centered around 400mV. Equations (3.66) and (3.68)
yield:
NQ = 8 (4.4)
Hence the output of the quantizer is encoded in a 3-bit binary word d.
As the conceptual continuous-time VGA control signal D is normalized to the range
0V to 1V, the quantizer output step is given by:
δD =
1V − 0V
N ′
Q
− 1 = 143mV (4.5)
The quantizer input step is chosen as:
δC = 200mV (4.6)
This results in a convenient input range of 1.6 V and, given the supply voltage of 2.5 V,
allows for headroom and relaxed oset requirements in the circuits that realize the quan-
tizer, such as internal comparators (Section 5.5). The approximate quantizer gain follows
from Eqs. (3.69), (4.5) and (4.6):
k˜Q = 0.715 (4.7)
Table 4.2 summarizes the quantizer specications while Fig. 4.3(a) shows a graphical de-
piction of the quantized exponential gain behavior of the VGA, as well as the ideal discrete
VGA gains.
(a) Graphical representation.
c G (c) [Ω]
0 125
1 186
2 276
3 410
4 610
5 906
6 1346
7 2000
(b) Ideal discrete VGA gain per code word.
Figure 4.3: Specication of the VGA and the quantizer.
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4.5 Loop Design and Loop Filter
The design of the AGC control system (as any other feedback system) involves selecting
the dc loop gain and gain-bandwidth product and designing the frequency response of the
loop gain and null loop gain such that a desired closed-loop response is obtained over the
operating range. The null loop gain(s) (that depend on the chosen input and output) can
safely be assumed innite, as any appreciable direct forward transmission through either
the VGA or the logamp and detector can be assumed non-existent at this point.
In Section 3.1.1, it was argued that the loop gain should approximate an ideal integra-
tor response. The choice of the loop GBW is governed by the following considerations:
rst, as mentioned in Section 3.1.1, the detector is assumed much faster than the loop.
Second, as will be shown in Section 5.1, the detector requires a balanced dierential sig-
nal at its input. This implies that the balancing loop must be much faster than the AGC
loop, such that any transient response due to settling of the balancing loop has negligible
eect on the VGA gain. Third, in order to make the settling time of the datapath pre-
dominantly dictated by the AGC loop (Eq. (3.27)), it makes sense to make the AGC loop
much slower than the balancing loop. Hence, the typical GBW of the AGC loop is chosen
conservatively a decade below the worst-case GBW of the balancing loop:
f0dB,T =
fpL,min
10
= 3.1 kHz (4.8)
which gives a 2 % settling time upper bound of 205 µs (Eq. (3.27)).
As the loop lter is not a perfect integrator, the dc loop gain will be nite such that:
T =
T0
1 + s2π f0dB,T
(4.9)
with:
T0 = k˜Q
kM
jG
L0 (4.10)
f0dB,T = k˜Q
kM
jG
fL (4.11)
where Eq. (4.11) has already been derived in Eq. (3.71). Non-dominant poles are ignored
in Eq. (4.9). T0 must be chosen high enough such that the integrator approximation holds.
In addition, it determines the accuracy of the control loop. It is sensible to require at least
T0 = 40 dB dc loop gain. In practice, it is easy to obtain a higher value.
The VGA intercept jG and the quantizer steps are already chosen in Sections 4.3
and 4.4. The remaining parameters to select are kM , L0 and fL , the logamp large-signal
gain, dc gain and GBW product of the loop lter, respectively. In Section 5.3, it is shown
that the logamp forces a current through a silicon PN-junction such that kM = Ut , the
thermal voltage (26mV at 300 K). Equations (4.8), (4.10) and (4.11) yield:
L0 = 1840 = 65 dB (4.12)
fL = 60 kHz (4.13)
In principle, the non-dominant poles of the loop lter could be placed before its GBW as
the loop gain of the system is an attenuated version of the frequency response of the loop
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lter (Eq. (4.11)). However, as the loop lter can be recongured as a follower when inh
is asserted (Section 4.1), it should also be stable under unity-gain feedback. Hence the
non-dominant poles are placed suciently above the GBW.
Furthermore, the other non-dominant poles of the complete loop, determined by the
poles of the building blocks (Section 3.2.7.2), are specied above 1MHz. This is easy to
achieve in practice and makes the poles completely ignorable, given their distance from
the loop GBW.
4.6 Detector and Transconductor
The detector and transconductor do not directly govern the loop dynamics when they are
much faster than the loop (Eq. (3.25)). However, their combined (linearized) gains (kDGm )
determine the range of Idet and Iref. In Section 5.1, it will be shown that the equivalent
linear gain of the detector kD spans roughly from 0.1 to 0.25, such that only the transcon-
ductance Gm of the transconductor is left as a scaling constant. A convenient current
range is chosen: 0 µA to 120 µA. Given the specied dierential output amplitude range
of the VGA in Table 4.1, a transconductance of 900 µS is chosen.
4.7 Conclusion
The key specications for the building blocks of the event-driven AGC system, integrated
in a linear optical system (Section 4.2), have been derived based on the system-level model
of Chapter 3 and are summarized in Table 4.2. These specications form the foundation
for the circuit level design, presented in Chapter 5.
It should be noted that the system could be compressed to some extent by not retaining
the clear separation of functionality between the building blocks. However, to enable eas-
ier testing of the proof-of-concept, it was decided to directly implement the block diagram
and consider further integration in a future, revised version.
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Specication Symbol Unit Min. Typ. Max.
VGA
Transimpedance RT Ω 125 2000
Large-signal gain kG Ω 125
Intercept jG (V) 0.36
Low cut-o pole frequency fpL kHz 31 500
Dierential peak-to-peak output voltage V
pp
od
mV 320 400 480
Common-mode output voltage Voc V 2.1
Detector
Small-signal gain kD · 0.1
Transconductor
Transconductance Gm µS 900
Output current range Io µA 0 120
Logamp
Large-signal gain kM V Ut
Intercept jM A
Loop
Dc gain T0 dB 40
Unity-gain frequency f0dB,T kHz 3.1
2 % settling time Ts µs 205
Non-dominant poles MHz 1
Loop Filter
Dc gain L0 dB 65
Unity-gain frequency fL kHz 60
Non-dominant poles kHz 4f0dB
Quantizer
Number of quantization steps NQ 8
Input step δC mV 200
Approximate equivalent gain k˜Q · 0.725
Table 4.2: Specications of the key building blocks of the AGC system embedded in the
linear optical receiver.
Chapter 5
Event-driven AGC
Implementation
Based on the system model developed in Chapter 3 and the block-level specications de-
rived in Chapter 4, this chapter describes the implementation of the building blocks of
the event-driven automatic gain control (AGC), embedded in a high-speed linear optical
receiver, on the circuit level. The reader is referred to Fig. 4.1 for the block diagram.
In Sections 5.1 to 5.3, the detector, transconductor and logarithmic amplier are pre-
sented, respectively. Section 5.4 introduces the loop lter, based on the analysis of the ba-
sic topology in Appendix B. The quantizer and its building blocks (comparator, monoop,
digital control) are discussed in Section 5.5, while the window comparator is presented
in Section 5.6. Finally, Section 5.7 concludes the description of the system with the look-
up table (LUT). Some peripheral building blocks which are not an inherent part of the
AGC functionality, but are nonetheless critical for the system are shortly described in Sec-
tion 5.8: biasing, current DACs, test tree and digital interface and control. To conclude,
Section 5.9 presents experimental results that conrm the functionality of the proposed
system.
5.1 High-speed Detector
The task of the detector is to extract the peak-to-peak amplitude of the dierential out-
put signal of the variable gain amplier (VGA). An ideal detector is accurate, high-speed
and power-ecient. Accuracy in a classic peak or valley detector is achieved with ideal
diodes implemented with high gain ampliers in a negative feedback loop [31]. At the
projected data rate of 26Gb/s, the required loop gain-bandwidth product (GBW) must be
extremely high and is not viable. Several approaches have been presented to mitigate the
speed limitation while still retaining reasonable accuracy [71–74]. However, none is su-
ciently fast for this application. Therefore, accuracy must be traded for speed and instead
of detecting the peak-to-peak amplitude, another quantity indicative of the ac energy con-
tent, the mean absolute value, is extracted [75]. Unfortunately, the detector output will
be dependent on the signal shape (no free lunch).
In this work, a detector is proposed that takes advantage of the balanced dierential
nature of the output signal of the VGA. Figure 5.1 depicts the simplied circuit diagram.
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Q1 Q2 Q3Vip Vim
Vop
Vom
Vip
Vim
Ic1 Ic2
Ic3
Vx
L
IB IB
Figure 5.1: Simplied circuit diagram of the proposed high-speed detector.
The balanced dierential input signalVid = Vip−Vim is applied to a bipolar dierential pair
Q1, Q2 with tail current IB . The voltage at the common node, Vx , is applied to the emitter
of transistorQ3 (also biased with IB ), which together with opamp L constitutes a negative
feedback loop. The closed-loop behaves as a low-pass lter. The output Vop is taken at
the base of Q3 and referred to the common-mode input voltage Vom : Vo = Vop −Vom .
5.1.1 Non-linear Model
Assume innite current gain and output resistance of the bipolar transistors (Section 1.3)
and innite loop gain at any operating point (β → ∞, ro → ∞, T → ∞). In addition,
assumeQ1 andQ2 identical andQ3A times bigger thanQ1 orQ2. All transistor are assumed
in the active region.
5.1.1.1 Static Behavior
Consider the system in static equilibrium. Let the dierential- and common-mode decom-
position of the input signals be:
Vid = Vip −Vim (5.1)
Vic =
1
2
(Vip +Vim ) (5.2)
= Vom (5.3)
Equation (5.3) follows from the circuit diagram. Kircho’s mesh law around Q1 and Q2
yields:
Vip −Vbe1 +Vbe2 −Vim = 0 (5.4)
Also, with Vbe1,Vbe2 ≫ Ut and Is0 the reverse saturation current of the transistors:
Vbe1 = Ut ln
Ic1
Is0
(5.5)
Vbe2 = Ut ln
Ic2
Is0
(5.6)
IB = Ic1 + Ic2 (5.7)
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It follows from Eqs. (5.4) to (5.6) that:
Ic2
Ic1
= exp
(
−Vid
Ut
)
(5.8)
Eliminating Ic2 or Ic1 between Eq. (5.8) and Eq. (5.7) yields:
Ic1 =
IB
1 + exp
(
−Vid
Ut
) (5.9)
Ic2 =
IB
1 + exp
(
Vid
Ut
) (5.10)
The voltage at the common point of the dierential pair, Vx (with Eqs. (5.1) and (5.2)),
Vx = Vip −Ut ln
(
Ic1
Is0
)
(5.11)
= Vic +
Vid
2
−Ut ln *.
,
IB
Is0
1
1 + exp
(
−Vid
Ut
) +/
-
(5.12)
is imposed on the emitter of Q3 by the feedback loop, such that the output Vop becomes:
Vop = Vx +Ut ln
(
IB
AIs0
)
(5.13)
= Vic +
Vid
2
+Ut ln
1
A
+Ut ln *
,
1 + exp
(
−Vid
Ut
)
+
-
(5.14)
Referring the output voltage to the common-mode input voltage and substituting Eq. (5.3):
Vop −Vic = Vop −Vom = Vo (5.15)
Or:
Vo =
Vid
2
+ Ut ln
1
A︸  ︷︷  ︸
oset term
+Ut ln *
,
1 + exp
(
−Vid
Ut
)
+
-︸                        ︷︷                        ︸
error term
(5.16)
The output voltage is half of the dierential input voltage plus an oset and error term
that depend on the input voltage and the relative emitter areas. Both are a function of
temperature.
The rst-order truncated asymptotic expansion of Eq. (5.16) for magnitudes of the
input voltage a few times the thermal voltage, results in the following approximation:
Vo ≈

Vid
2 +Ut ln
1
A
,Vid ≫ Ut
−Vid2 +Ut ln 1A ,−Vid ≫ Ut
(5.17)
Or:
Vo ≈

Vid
2

+Ut ln
1
A
(5.18)
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Figure 5.2: Static input-output characteristic (solid line) and approximation (dashed line)
of the detector at room temperature and equal emitter areas.
Hence, the circuit of Fig. 5.1 implements a (scaled) absolute value function.
Equation (5.16) indicates that, for zero dierential input, the oset term plus error
term attains a maximum value ofUt ln (2/A) which, for equal emitter areas (A = 1), equals
18mV at room temperature and 24mV at 105 ◦C. As the input voltage increases, Fig. 5.2
shows that the error quickly vanishes, leaving only the oset term Ut ln (1/A), which is
linearly dependent on temperature. This is illustrated in Fig. 5.2, for equal emitter areas
at room temperature.
5.1.1.2 Dynamic Behavior
Now let the dierential-mode input signal be time-dependent. Assume that the dierential
pair is fast enough such that the common node voltage Vx instantaneously follows the
inputs, which is relatively easy to achieve in practice. In addition, express the low-pass
lter action of the closed-loop as the convolution ofVx (t ) with the impulse response h(t ).
Equations (5.12) to (5.15) can now be written as follows:
Vx (t ) = Vic +
Vid (t )
2
−Ut ln
*...
,
1
1 + exp
(
−Vid (t )
Ut
) +///
-
−Ut ln IB
Is0
(5.19)
Vop (t ) = h(t ) ∗

Vx (t ) +Ut ln
(
IB
AIs0
) (5.20)
This yields:
Vo (t ) = h(t ) ∗

Vid (t )
2
+Ut ln *
,
1 + exp
(
−Vid (t )
Ut
)
+
-
+Ut ln
1
A

(5.21)
≈ h(t ) ∗
( 
Vid (t )
2

+Ut ln
1
A
)
(5.22)
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in which the approximation holds for input voltages a few times the thermal voltage,
which is reasonable as the desired output voltage of the datapath is a few hundred milli-
volts1 (Table 4.2). The output voltage is then equal to the sum of an oset and the low-pass
ltered absolute value of half the dierential input. This is called themean absolute value
and is dependent on the signal shape [76].
In this work, A is chosen equal to 1, such that the temperature-dependent oset van-
ishes. The detector output is then given by:
Vo (t ) ≈ h(t ) ∗

Vid (t )
2

(5.23)
5.1.2 Linear Model in the Amplitude Domain
Section 3.1.3 presented a linearized model of the AGC control loop, in which the F (·)
function in Eq. (3.20) includes the linearized detector gain in the amplitude domain. As
explained in the previous section, accuracy is traded for speed in the proposed detector.
The detected signal and hence linearized gain are signal-dependent. This introduces some
uncertainty into the system regarding signal ranges and accuracy, but as Eq. (3.20) shows,
does not aect the loop dynamics. Let’s specically denote the linearized ratio of the
output voltage2 to the peak-to-peak dierential input voltage as the detector gain kD .
In order to establish a feeling for the output range of the detector, kD will be derived
for dierent signal shapes, using Eq. (5.23), by calculating the periodic steady-state (pss)
output voltage.
Square wave Let the dierential input be a perfect square wave with peak-to-peak am-
plitude 2Aid . Dividing by two and taking the absolute value results (Eq. (5.23)) in a dc
voltage with magnitude Aid/2, which remains invariant under low-pass ltering. Hence:
k
sq
D
=
Aid
2
2Aid
=
1
4
(5.24)
Sine wave For a sine wave input with dierential peak-to-peak amplitude 2Aid and
period T :
Vid (t ) = Aid sin(2π
t
T
), (5.25)
the pss detector output is calculated as:
Vo =
1
T
∫
T
Aid
2

sin(2π
t
T
)

dt (5.26)
=
2
T
∫
T /2
Aid
2
sin(2π
t
T
) dt (5.27)
=
Aid
π
(5.28)
1Although no rigorous proof is given, an intuitive argument is the following: as most of the time, Vid (t ) is
greater than a few thermal voltages, the result of the convolution is not greatly aected.
2More precisely, the dc component of the pss output voltage, as ripple is superimposed on the output voltage.
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Hence:
ksinD =
Aid
π
2Aid
=
1
2π
≈ 0.16 (5.29)
Note that the linearized detector gain is independent of frequency.
Figure 5.3 illustrates both the exact results and the approximate results from the linear
model. It is conrmed that the incremental detector gain is a function of input amplitude
and signal shape and that ksin
D
and k
sq
D
are only indicative, yet practically useful measures.
The output amplitude is not a linear function of the AGC setpoint value. However, at
a typically desired dierential peak-to-peak output amplitude of around 400mV, the ap-
proximation is close enough.
Figure 5.3: Exact (dash-dot) and approximate (solid) periodic steady state input-output
characteristic of the detector for a square wave and sine wave input at room temperature
and equal emitter areas.
Pseudo-random Data Sequences No formal derivation will be given for random data
sequences encoded in dierent modulation formats. Instead, a qualitative argument will
be given.
In a dc-balanced pseudo-random bit sequence (PRBS) non-return-to-zero (NRZ)
stream with ideal rectangular pulses, the two signal levels are equally likely. Clearly this
results in the same detector output and gain as for the periodical square wave: kD = 1/4.
Likewise, the four levels in a dc-balanced quaternary pulse-amplitude modulation (PAM)
stream with ideal rectangular pulses are equally probable. The detector output will be 2/3
that of a NRZ stream: kD = 1/6.
When the pulse shape diers from the ideal, the eective detector gain will be accord-
ingly lower. This is hard to quantify a priori. However, it is reasonable to assume that the
eective gain will lie between the values for the square wave and sine wave, multiplied
by the scaling factor for the relevant modulation format.
5.1.3 Non-idealities
The inuence of the detector’s non-linear nature on the incremental gain has been de-
scribed in the previous section. In addition, multiple other aspects aect the detector
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output: the detector lter bandwidth, detector oset and response of the VGA.
5.1.3.1 Detector Filter Bandwidth and Output Ripple
In order to limit the ripple superimposed on the static detector output, the cut-o fre-
quency of the low-pass lter fD should be low enough in order not to signicantly alter
the frequency content of the signal at the lter input.
A NRZ PRBS sequence with bit period Tb and pattern length n has spectral lines at
multiples of 1/(nTb ) [40], resulting in a minimal ripple frequency of 2/(nTb ) at the input
of the lter through the absolute value operator. The same argument holds for a 4-PAM
data stream, with ‘digits’ and ‘bit period’ replaced by ‘symbols’ and ‘symbol period’, re-
spectively.
For a 26Gb/s NRZ data stream, the bit period is 38.5 ps. The lowest spectral line is at
12Hz for a PRBS 231 − 1 pattern. This is too low to implement on chip. Moreover, the de-
tector must be must faster than the AGC loop, a requirement stated in Section 3.1.3. It was
experimentally determined that a bandwidth of around 10MHz gives satisfying results.
Note that the limited bandwidth of the subsequent transconductor stage (Section 5.2) will
also provide ltering.
5.1.3.2 Detector Oset
Mismatch between the bipolar devices, current sources, source followers (Section 5.1.4)
and oset of the opamp in the detector results in an extra dc oset error term at the
detector output. This is mitigated in the circuit by appropriate amplier topology, device
sizing and layout. Furthermore, residual oset can be calibrated out by adjusting the AGC
setpoint current Iref.
5.1.3.3 Inuence of the VGA on the Signal Shape
The detector output voltage depends on the signal shape, which is partially determined by
the datapath (VGA). First, the low-pass frequency response of the VGA has a smoothing
eect on the signal pulse shape. As the bandwidth is reduced, the output eye gradually
closes vertically. This results in lower detector output compared to the value derived
solely from the eye amplitude.
Second, residual oset of the datapath results in an amplitude-independent detector
output oset and at the same time desensitizes the mean absolute value function for dif-
ferential changes. Indeed, in the limit one side of the dierential pair is completely cut-o
indenitely and only the oset of the input signal remains after low-pass ltering. For this
reason the total residual oset at the output of the datapath (and hence the input-referred
oset of the balancing amplier, see Sections 4.3 and 6.5) should not exceed 10mV.
Third, noise inherent to the system input signal or added by the VGA results in a
higher detector output via the rectier action, as shown in [77] for a sine wave with
gaussian noise.
In summary, the exact output of the detector is, a priori, unknown. However, it can be
assumed that it will be in the range derived in this section. This has been conrmed by
simulations. In practice, adjusting the desired set point of the AGC loop can compensate
for these uncertainties.
62 Chapter 5. Event-driven AGC Implementation
5.1.4 Circuit
Figure 5.4 shows the detailed schematic of the detector with annotated bias currents
and device sizing. The important specications are: common-mode input range around
2.1 V (output common-mode voltage of datapath), dierential input range at least 500mV,
small-signal bandwidth of the lter fD 1MHz to 12.9MHz. Source followers M1 and M2
(both low-Vt devices) shift down intermediate nodes by ∼320mV in order to mitigate the
output voltage range requirements of the opamp. Bulk and source are connected to avoid
threshold voltage increase due to the bulk eect. For a typicalVt of 260mV,VEF F must be
60mV, i.e. IC1,2 ≈ 1.5. Voltage sources implemented as MOS diodes in the collector and
drain leads protect the active devices from overvoltage. The current source devices oper-
ate at IC ≈ 20 for low дm/ID and дm to minimize drain referred thermal noise butVDS,sat
still low enough. Drain lengths are chosen 1 µm to bring down drain current mismatch3,
for moderately high output resistance and layout convenience.
Q1 Q2 Q3Vip Vim
Vop
Vip
Vim
Vom
Vbn Vbn Vbn Vbn
L
R1
R2
M1M2
120 µA 10 µA10 µA120 µA
M3M5M4M6
M1−2, IC≈1.5 M3−6, IC≈20
all L = 1 µm unless specied otherwise
Vx
V ′x
Figure 5.4: Detailed circuit diagram of the high-speed detector, including level shifters
to shift the output voltage range requirement of the opamp down to a reasonable level.
In Section 5.1.1.2 it was mentioned that the dierential pair should be able to follow
its inputs instantaneously. Although the circuit is used in large-signal regime, resulting in
widely varying operating point parameters, a small-signal argument hints at the required
bias collector current. Let the instantaneous input be such that one side of the dierential
pair is in cut o (see Fig. 5.2). The active transistor now behaves as an emitter follower,
with a small-signal bandwidth in the order of fT of the transistor, given low enough total
source impedance RS (25Ω plus the ohmic base resistance in this case) [31]. However, the
pole formed at the emitter by the resistance and capacitance at the emitter dominates the
high-frequency response:
fp ≈ 1
2π
1(
1
дm
+
RS
β
)
CL
(5.30)
3In general, drain current mismatch is minimized in weak inversion as the gate area increase dominates over
the increase in дm . However, for a xed gate area, drain current mismatch is minimized in strong inversion,
where дm is low.
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CL is essentially the sum of the gate-drain plus bootstrapped gate-source capacitance of
M2 and the gate-drain plus gate-bulk capacitance of M6, ∼20 fF. A bias current of 120 µA
produces sucient дm to place the pole above 30GHz. To minimize the loading on the
datapath, Q1 and Q2 have minimal emitter area.
Summing resistors R1 and R2 directly load the output of the datapath and should be
much higher than 25Ω. A value of 5 kΩ is selected. They constitute a parasitic low-pass
lter with the capacitances to ground, lightly aecting the settling time of the detector
output Vom .
5.1.4.1 Loop Design
The specied closed-loop bandwidth fD is determined by the feedback loop consisting of
opamp L and emitter follower Q3. The transfer function from vx to vop can be written as
the general feedback theorem (GFT) decomposition (Appendix A):
H =
vop
vx
= H∞
T
1 +T
+
H0
1 +T
(5.31)
≈ T
1 +T
= D (5.32)
with T the loop gain. Equation (5.32) holds as the gain of the followers (M2 and Q3) is
nearly unity (H∞ ≈ 1) and sensible design will make direct transmission H0 negligible.
As shown in Fig. 5.5, the loop GBW f0dB approximates fD when peaking is negligible.
H is essentially equal to the discrepancy factor D. A reasonable static error of less than
1% calls for at least 40 dB dc loop gain over the entire input and output range. A single-
stage, dc optimized opamp is sucient. Stability is ensured by parallel compensation at
the output node vop [78]. Time-domain overshoot is avoided by ensuring H0 negligible
and placing the non-dominant poles of the loop gain at least 4 times higher than the GBW
for negligible peaking.
Figure 5.5: GFT decomposition of the detector loop voltage transfer function.
In order to mitigate input-referred oset, a symmetrical opamp topology is chosen
(Fig. 5.6). The low-side input common-mode range demands a PMOS input dierential
pair M1−2, operating in moderate inversion IC ≈ 1 for high дm and дm/ID for high gain
and low input-referred oset, with L = 0.8 µm for smaller area. A bias current of 20 µA
each and Cc ≈ 9 pF gives f0dB ≈ дm1,2/(2πCc ) = 360 µS/(2π 9 pF) = 6.4MHz that meets
the specication. The rail devices operate at the onset of strong inversion (M9−12) to
strong inversion (M3−6) and long L for reduced current mismatch and limited area. The
high resulting VDS,sat , particularly for the NMOS transistors, poses no problem as the
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output range of the amplier is centered around mid-supply. CascodesM7−8, operating in
moderate inversion at IC ≈ 4, match the output conductance of the PMOS to the NMOS
transistors (increasing gain), while reducing systematic oset. As their contribution to
input-referred mismatch is low, area is saved by using smaller channel lengths. The bias-
ing circuits are not shown.
VoVipVim
Cc
Vbp
Vbp
Vbp
20 µA 20 µA 20 µA 20 µA
cascodes are low-Vt devices, all L 2 µm unless specied otherwise
M3
M7
M5
M2M1
M4
M6
M8
M10M9M11
M12
M1−2, IC ≈ 1, L = 0.8 µm M3−6, IC ≈ 30 M7−8, IC ≈ 4, L = 1 µm M9−12, IC ≈ 10
Figure 5.6: Circuit diagram of the symmetrical opamp in the high-speed detector. Bias
voltage generation is omitted.
5.1.4.2 Simulation Results
In Fig. 5.7(a), the simulated GFT decomposition of the transfer functionH (Eq. (5.31)) of the
internal lter is shown. The discrepancy factor D starts at essentially 0 dB and ultimately
rolls o with a tiny amount of peaking, indicating high dc loop gain and sucient sta-
bility margin. The null discrepancy factor Dn is negligible for the frequencies of interest,
indicating no direct forward transmission (H0 ≈ 0).
The theoretical model is conrmed in the simulated step response of the entire detec-
tor (Fig. 5.7(b)), for slightly ltered PRBS NRZ input data with peak-to-peak amplitude
of 400mV. This results in a output voltage slightly less than 100mV. The simulated lin-
earized gains (Table 5.1) for both a NRZ and a 4-PAM stream approach the theoretical
values of 1/4 and 1/6 for larger inputs, thereby verifying the linear approximation.
5.2 Transconductor
The transconductor converts the oating output voltage of the detector to multiple iden-
tical currents, that are applied to the logamp (Section 5.3) and window comparator (Sec-
tion 5.6). The circuit (Fig. 5.8) is a dierential version of the classical opamp-plus-transistor
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(a) GFT decomposition of the voltage transfer
function H (internal lter).
(b) Step response for NRZ PRBS data (2Aid =
400mV) (entire detector).
Figure 5.7: Simulation results for detector.
2Aid [mV] 50 100 150 200 250 300 350 400 450 500
PRBS 0.55 0.32 0.27 0.25 0.24 0.24 0.24 0.24 0.24 0.24
4-PAM 0.53 0.29 0.22 0.20 0.18 0.18 0.18 0.18 0.18 0.18
Table 5.1: Simulated detector gain for PRBS and 4-PAM as a function of dierential peak-
to-peak input amplitude.
current source circuit [29] and is essentially a linearized dierential pair with current mir-
ror as dierential to single-ended converter. Output voltageVL ≈ 1.2V is imposed by the
subsequent circuits. The opamps and the devicesM1−2 constitute feedback loops that im-
pose the input voltage across the resistors R . Assuming linear operation and ideal devices
and innite loop gain, the output current can be written as:
Io =
Vip −Vim
R
(5.33)
= Gm (Vip −Vim ) (5.34)
with Gm = 1/R the eective transconductance, specied at 900 µS or R = 1.1 kΩ (Ta-
ble 4.2). Tail current source IB xes the output current range at 0 µA to 120 µA (Section 4.6).
Remark that the output current is always nonzero, typically 15 µA or higher, as the output
voltage of the detector is always greater than 0V.
5.2.1 Circuit
To create the required multiple outputs (Fig. 4.1), parallel cascaded PMOS and NMOS
mirrors M3−8,a,b,c are used, as shown in the detailed circuit diagram (Fig. 5.9). A simple
PMOS mirror load cannot be used as the imposed output voltageVL would not allowM1−2
to operate in the saturation region. The operating point of the devices changes widely as
the current through the input transistors and main current mirrors changes substantially
over the output current range. Hence M1−2 are chosen to operate in moderate inversion
at nominal bias current for high дm and high loop gain. The opamps are implemented
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Vip Vim
R R
M1 M2
M4M3
IB
Io
VL
Figure 5.8: Working principle of transconductor.
using bipolar dierential pairs Q1−2, for high loop gain and less systematic static error,
with PMOS current mirror loadM9−10. Base current can be ignored as the current gain is
very high (Section 1.3). The current mirror rail devices all operate at the onset of strong
inversion and long L for reduced current mismatch. The tail current sources are cascoded
and sized for low drain current mismatch. The design of the feedback loops is similar to
Section 5.1.4.1 and will not be repeated.
Vip VimR R
M2
M5a,b,cM3a,b,cM4a,b,cM9
Io
Q1 Q2
M6a,b,cM10
20 µA 120 µA
60 µA 60 µA
M7a,b,cM8a,b,c
VL
all L 1 µm unless specied otherwise
M1
M11 M12
M14M13
M1,2, IC ≈ 4 M3−8, IC ≈ 10, L = 1.5 µm M9−10, IC ≈ 10, L = 2 µm M11−12, IC ≈ 10 M13−14, IC ≈ 4
Vbn1 Vbn1 Vbn1
Vbn2Vbn2Vbn2
Figure 5.9: Circuit diagram of the transconductor.
Clearly, Gm tracks process and temperature variations of R and aects the accuracy
of the AGC loop. Therefore the most stable resistor type (high-resistive poly) is chosen.
Any residual oset can be tweaked out (within limits) by adjusting the AGC loop setpoint.
Furthermore, oset between the multiple outputs is limited to 1 % at the nominal output
current. This has been conrmed with simulations.
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5.3 Logarithmic Amplier
Including a logarithmic amplier in a continuous-time AGC loop in which the VGA gain
depends exponentially on its control signal, makes the settling time independent of the
input amplitude (Section 3.1.1). In the quantized version of this system, the settling time
is upper bounded.
The commonly used logamp implementation types can be partitioned roughly de-
pending on the required bandwidth. High speed, high dynamic range-ampliers usually
implement some form of piecewise linear approximation and are relatively complex. Low-
speed logamps use the inherent logarithmic properties of silicon junction devices and are
easier to implement. The latter option is chosen for this application considering only a
few MHz of bandwidth is required (Chapter 4) [76, 79, 80].
The purpose of this building block is to realize the logarithmic function of Eq. (3.19),
repeated here for convenience:
F (x ) = kM ln
(
x
jM
)
(5.35)
in which kM is the large-signal gain and jM the intercept. Two logamps are needed (Sec-
tion 3.1), one for the reference input current and one for the detected output voltage,
converted to a current. After subtraction in the loop lter (Fig. 4.1), jM vanishes, as is also
implied by Eq. (3.20). It follows that the actual value of jM is of no importance, as long as
both logamps are matched.
5.3.1 Working Principle
Consider the ideal exponential diode. When a current Id ≫ Is0 is forced in the anode, the
V-I characteristic is:
Vo = Ut ln
(
Id
Is0
)
(5.36)
Where Is0 andUt are the reverse bias saturation current and thermal voltage, respectively.
Real diodes deviate from this ideal model by non-idealities such as ohmic series resistances
and a change in slope. Comparing Eq. (5.35) with Eq. (5.36) shows that the ideal diode
implements F (x ), with kM = Ut and jM = Is0.
Usually, the diode is a bipolar transistor, connected in the feedback loop of an oper-
ational amplier as shown in Fig. 5.10. Assume a MOS input stage to eliminate errors
due to non-zero input bias current. The negative feedback loop establishes voltage Vref
at the input node. At the same time it lowers the input and output impedance, creating
a decent current sink and voltage source. The amplier must be able to sink the entire
input current range. When the base is connected to the collector, the transistor is said to
be diode-connected. Otherwise, the device is denoted as a transdiode. This conguration
allows more freedom in setting the dc output voltage.
The emitter current of a bipolar transistor, as a function of the base-emitter and base-
collector voltage Vbe and Vbc , is described by the Ebers-Moll equation [31]:
Ie = − Is0
αF
(
exp
Vbe
Ut
− 1
)
+ Is0
(
exp
Vbc
Ut
− 1
)
(5.37)
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Q1
Vo
Ii
Vref
VB
Figure 5.10: Classic transdiode-based logamp.
in which αF is the grounded-base current gain. In the given process technology and under
usual bias conditions, β ≫ 1 such that αF ≈ 1 and Ie ≈ Ic (Section 1.3):
Ic = −Is0
(
exp
Vbe
Ut
− 1
)
+ Is0
(
exp
Vbc
Ut
− 1
)
(5.38)
Solving Eq. (5.38) for Vbe yields:
Vbe = Ut ln
(
Ic
Is0
+ exp
Vbc
Ut
− 1
)
(5.39)
Vbe ≈ Ut ln
(
Ic
Is0
)
(5.40)
For Vbc , 0, additional currents will contribute an error to Vbe . Vbc is zero when Vref =
VB or in the diode-connected conguration. If no equal base-collector voltage can be
maintained, making Vbc < 0 or Vref > VB introduces a negligible error. Equation (5.40)
shows that the bipolar transistor approximates the ideal diode equation Eq. (5.36).
Temperature-dependence
The output voltage of the logamp (Eq. (5.40)) depends on temperature in two ways. First,
the saturation current Is0 of a bipolar transistor is quite sensitive to temperature, approxi-
mately doubling for each 10 ◦C increase. Second, the thermal voltageUt increases linearly
with temperature, about 0.33 %/◦C at room temperature. As, ideally, both the detected sig-
nal (converted to a current) and the AGC reference signal (a current) is subject to the same
function (Eq. (5.35)), this temperature dependence has no inuence on the static behavior
of the AGC system as long as the dc loop gain remains high (see Eq. (3.21)). However, the
dynamic behavior and settling time changes with temperature because the GBW of the
AGC loop, and hence the closed-loop 3-dB bandwidth, depends on kM = Ut (Eq. (3.24)).
Various ways exist to compensate for the temperature dependence of the thermal volt-
age [76]. Most involve theweighted addition of a voltage or current that is complementary
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dependent on temperature, e.g. via a suitable resistor, to the logamp output. A more mod-
ern approach is digital compensation. In this application, those solutions were deemed
too complex or unpredictable and no eort was spent to implement temperature compen-
sation. The resulting change in dynamic behavior is acceptible as the AGC specications
are chosen quite conservative.
5.3.2 Circuit
Figure 5.11 shows the implementation of the logamp. For simplicity, the amplier is im-
plemented as a common-emitter stage Q2 with a NMOS followerM4. Device Q1 converts
the input current to a voltage and acts as a cascode of Q2. The static output voltage is
given by:
Vo = VB −Vbe1 (Ii ) = VB −Ut ln
(
Ii
Is0
)
(5.41)
Reference voltage Vref (Fig. 5.10) is now implicit and depends on the input current. It is
equal to the sum of the drive voltages of transistors Q2 andM4:
Vref (Ii ) = Vbe2 (Ii ) +VGS4 (5.42)
10 µA
M1, IC ≈ 10, L = 1 µm M2, IC ≈ 2, L = 1 µm, Cc ≈ 9 pF
Q1
Vo
Ii
Vbn M3
M4
VB
Q2
Cc
Vref
roi
X
Figure 5.11: Implementation of the logamp.
In Section 5.2, it was pointed out that Ii is always higher than 15 µA, essentially due to
the detector output that saturates at a positive voltage at low datapath output amplitudes,
hence Vbe2 is always higher than 600mV and current source M3 never enters the triode
region. This conguration can easily sink the maximum input current of 120 µA without
large changes in Vref (∼60mV/decade).
M4 operates in moderate inversion for high дm , partially undoing the reduced volt-
age gain of the follower due to non-zero дmbs caused by non-zero VSB . The bulk eect
increases VTH2 and hence VGS2. This guarantees Vref > VB at all times, preventing sat-
uration of Q1 and large output voltage errors. An alternative is to operate M4 in strong
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inversion for sucient gate-source voltage and shorting bulk and source, resulting in sim-
ilar gain. This, however, is inconvenient for layout as a local well is required, precluding
compact collective interdigited layout of both logamps. The current source transistorM3
is sized for low current mismatch.
It is easily shown that the small-signal input-output transfer function H = vo/ii can
be written as the following GFT decomposition, by test signal injection at the error signal
of the major loop (location X). Remark that this is a non-ideal injection point:
H =
vo
ii
= H∞
T
1 +T
+
H0
1 +T
(5.43)
H∞ = − 1
дm1 (Ii )
(5.44)
T ≈ дm4
дm4 + дmbs4
дm2 (Ii )roi
1 + sroiCc
≈ дm2 (Ii )
sCc
(5.45)
H0 ≈ 0 (5.46)
in which the output resistance of the devices has been ignored (makesH0 zero), as well as
all capacitances and associated poles and zeros except for Cc which is the compensation
capacitance creating the dominant pole in the loop gain T. Device roi is the driving point
resistance at the input node and is dominated by the output resistance of the input source.
The explicit dependence on Ii in дm2 (and дm1) is retained to stress that the loop GBW and
hence closed-loop bandwidth depends on the input current. With the given device sizes,
the bandwidth is between 3.5MHz and 85MHz across the input current range, at room
temperature, which is much higher than the AGC GBW, as required. Care has been taken
to place the non-dominant poles suciently above the maximum GBW.
5.3.3 Simulation Results
Figure 5.12: Simulated input-output characteristic of a logamp at room temperature.
The devices in both logamps are laid out in an interdigited fashion (MOS devices)
or quad structure (bipolar devices). This ensures optimal process and thermal matching.
The simulated output characteristic (Fig. 5.12) shows excellent logarithmic behavior. This
is conrmed by a typical log conformity, dened as the peak deviation from the best t
straight line of the output voltage versus the log of the input current [81], of 0.33 %. Both
5.4 Loop Filter 71
logamps are matched to within a few millivolt across process, supply and temperature
(PVT) variations and local mismatch.
5.4 Loop Filter
The loop lter compensates the AGC loop and partly determines the settling time of the
closed-loop system (Chapter 3). Its linearized model should approximate an integrator
with unity-gain frequency fL :
L ≈ L0
1 + s2π fL
(5.47)
The specied dc gain, unity-gain frequency and common-mode input range and output
range are (Section 4.5):
L0 = 1840 = 65 dB (5.48)
fL = 60 kHz (5.49)
Vic = 100mV to 1000mV (5.50)
Vo = 200mV to 1800mV (5.51)
in which the input range follows from the logamp implementation (Section 5.3) and the
output range from the quantizer input specication (Section 4.4).
The unity-gain frequency of a typical opamp topology with parallel or Miller com-
pensation can be written as f0dB = дm/(2πCc ), with дm the transconductance of the input
stage and Cc the dominant capacitance. For Cc = 10 pF, which is already quite big for an
integrated capacitor, Eq. (5.49) results in дm = 4.3 µS. This low transconductance value,
although easily achievable, has a negative impact on input-referred oset and noise and
requires very high resistance levels (even in a two stage amplier) to obtain the required
gain. As an o-chip capacitance is not desired, a technique known as Miller compensa-
tion with capacitance multipliers is used. A detailed linear analysis of such a system is
given in Appendix B. The result is repeated in Fig. 5.13 and constitutes the basis of the
implementation discussed next.
5.4.1 Circuit
The loop lter is implemented as a two-stage amplier, based on [82] (Fig. 5.14). The
input stage, a dierential pair with folded-cascode load, is followed by a common-source
output stage. Both sides of the folded cascode are biased with a dedicated current mirror
with current gain k . Compensation capacitor Cc is connected between the output node
and a branch of the folded cascode. The eective compensation capacitance can be shown
to be multiplied by both the gain of the second stage (Miller eect) and the current gain
k . Hence a low unity-gain frequency can be obtained without sacricing silicon area or
input stage transconductance.
The linearmodel, derived inAppendix B, consist of one zero, one pole and one complex
pole pair (Fig. 5.13):
L =
vo
vid
= L0
(
1 + s
ωz
)
(
1 + s
ω1
) (
1 + s
ωnQ
+
s2
ω2n
) (5.52)
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Figure 5.13: Linear model of the loop lter, a two-stage opamp with multiplied Miller
capacitance (derived in Appendix B).
The dc gain, zero, real and complex poles and Q-factor are given by:
L0 = дm1R1дm2R2 (5.53)
ωz =
дmc
Cc
(5.54)
ω1 =
1
R1дm2R2kCc
(5.55)
ωn =
√
kдm2
C1
дmc
C2
(5.56)
Q =
√
kдm2
дmc
C2
C1
(5.57)
with дm1, R1, C1 and дm2, R2, C2 the eective transconductance, output resistance and
output capacitance of the rst and second stage, respectively. The input conductance of
the current amplier is denoted дmc . The complex pole pair ωn is created by the inter-
nal feedback loop through Cc and the current amplier. In order to guarantee sucient
stability of the internal loop, Q < 1 is imposed for its associated Q-factor.
The unity-gain frequency is:
ωL =
дm1
kCc
(5.58)
and is specied in Eq. (5.49).
5.4.2 Design Considerations
Given the low-side input range, a PMOS dierential pairM1,2 is chosen as input transcon-
ductor, with N-type folded cascode load and PMOS mirror for reduced systematic input-
referred oset. Both sides of the folded cascode are independently biased with a current
mirror Q3−4 and Q6−5 with gain k . The displacement current through Cc is sensed in the
mirrored branchQ6, multiplied with k inQ5 and injected back into the output node of the
rst stage via current follower Q2 and the PMOS mirrorM4−5.
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The output resistance of the input stage R1 can be written as:
R1 ≈
(
1 + дm7 (ro7 | | ro5)
)
(ro5 + ro7) | | βQ1roQ1 (5.59)
≈ дm7ro7ro5 | | βQ1roQ1 (5.60)
which is high due to boosting by local feedback. The output resistance of the output stage,
R2, is the parallel combination of the output resistances of the bias current source andM3.
Load capacitance C2, estimated at 100 fF, dominates the output node capacitance.
The internal loop is compensated by intentionally adding capacitance to the output
node of the rst stage, as explained in Appendix B.3.2. In the circuit diagram, ignore Cc1
and assume C ′c1 connected. Then the capacitance at the internal output node, C1, is:
C1 ≈ C ′c1 (5.61)
The main parasitic poles are located at the emitter of Q1−2 and the gate of mirrorM4−5:
ωnd1 ≈
дm4−5
Cдs4 +Cдs5
(5.62)
ωnd2 ≈
дmQ1−2
Cдd1−2 +Cbe1−2 +CcbQ3−5 +CcsQ3−5
(5.63)
The mirror introduces a zero as the eective transconductance of the loaded dierential
pair halves at high frequencies, in addition to a feedforward zero:
ωznd1 ≈
2дm4−5
Cдs4 +Cдs5
(5.64)
ωznd2 ≈
дm4−5
Cдd4
(5.65)
Moreover a parasitic pole and zero are created in the compensation path by the bipolar
current mirrors of the cascode load.
The multiplication factor is chosen k = 8 as this allows for easy common-centroid
layout. An eective input transconductance дm1 of 100 µS is aimed for. Equations (5.49)
and (5.58) yield Cc ≈ 30 pF which, although big, is still reasonable.
The folded cascode bias current was chosen 40 µA to place the rst parasitic pole of
the PMOS mirror (Eq. (5.62)) high enough. The bias current of the dierential pair devices
was chosen identical.
Contrary to usual dc optimized sizing, M1,2 operate in very strong inversion, IC ≈
60. Combined with the resistive source degeneration, this results in an eective input
transconductance дm1 ≈ 100 µS (Eq. (5.58)). Degradation of the input-referred oset is
countered by long L = 2 µm. PMOS mirror devicesM4−5 operate in very strong inversion
and long gate length, IC ≈ 40, L = 2 µm, to reduce drain current mismatch without
sacricing area.
In order to place the second parasitic pole (Eq. (5.63)) at high enough frequency, the
cascodes Q1−2 are implemented with bipolar transistors (for high дm and low capaci-
tances). In addition, degenerated bipolar transistors are used for the N-type current mir-
rors. This allows for suciently high input conductance of the current amplier дmc
(≈ дmQ6/(1 + дmQ6RE )), placing ωn high enough, while still keeping the parasitic mirror
pole and zero negligible due to lower parasitic capacitance compared to MOS transistors
(remember k = 8). Stability of the internal loop (Eqs. (5.56) and (5.57)) and the closed-loop
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zero (Eq. (5.54)) are directly aected by дmc . The degeneration lowers the mirror current
mismatch and hence total input-referred oset of the amplier.
The output stage device M3 operates at 10 µA and IC ≈ 20 for reduced transconduc-
tance to lower the Q-factor of the internal loop (Eq. (5.57)). The long gate length L = 5 µm
makes up for lost gain, in particular at lower output voltages.
Internal Loop Compensation
C ′c1 was intentionally added to compensate the internal loop as it reduces its unity-gain
frequency (Appendix B.3.2). A value of 8 pF was selected. For symmetry reasons the right
branch of the folded cascode is also biased with a current amplier with gain k , that can
also be exploited as a capacitance multiplier. By replacing C ′c1 by Cc1 = C
′
c1/k = 1 pF, as
indicated in the circuit diagram, further silicon area is conserved. It can be shown that
this additional feedback loop introduces an extra left hand-side plane (LHP) zero and pole
in the discrepancy factor D and hence in L. Although no further analytical treatment is
given, this will be observed in the Spectre simulation results.
5.4.3 Transient Restart Behavior
As discussed in Section 4.1, two measures are taken to prevent saturation of the loop l-
ter’s output voltage when the loop is disabled (inh asserted). First, when inh is logic
high, the loop lter is automatically recongured such that it follows the midpoint volt-
age Vinh of the current transition bin of the quantizer. This is implemented using analog
multiplexers and some digital control. Second, the maximum output voltage of the am-
plier is limited to the full-scale input voltage of the quantizer VFS = 1.8V, by including
a precision clamp. This clamp is an additional feedback circuit that is automatically en-
gaged when the output voltage comes near VFS . It reuses part of the folded cascode to
implement an analog minimum selector. These circuits will not be discussed further.
5.4.4 Simulation Results
This section presents numerical Spectre simulation results of the nested GFT decompo-
sition of the loop gain of the loop lter in follower conguration (Section 4.1), denoted the
external loop gain. This loop gain is (approximately) the open-loop transfer function of
the opamp L = vo/vid and will be decomposed as a function of its internal loop, as was
done analytically in Appendix B. The follower conguration presents the worst-case sce-
nario for the non-dominant opamp poles as the external loop gain is not subject to a net
attenuation as in the case of the AGC loop (Eq. (3.23)). The dc input voltage was 1V.
The results for the decomposition of the external loop gain are shown in three situa-
tions: no compensation of the internal loop, straightforward compensation of the internal
loop and compensation with capacitance multiplier. Finally the transient step response of
the follower (the external closed-loop gain) is shown.
5.4.4.1 Decomposition of the External Loop Gain L
No Internal Compensation To validate the model of Fig. B.22, the simulated GFT de-
composition of L, when Cc1 or C
′
c1 are omitted, is shown in Fig. 5.15. L∞ and the null
discrepancy factor Dn are not shown for clarity. Clearly, the loop gain T and the discrep-
ancy factor D t the model up to 1GHz. At that point parasitic poles and zeros, which are
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not included in the model, determine the frequency response. The peaking in D caused
by the placement of the second normal pole ofT which is too low, is a sign of insucient
stability margin of the internal loop.
Figure 5.15: No internal compensation.
Internal Compensation In this and the next paragraph, L will also be omitted for
clarity. Figure 5.16 shows the same Bode diagrams whenC ′c1 is reinstated to lower the rst
normal pole ofT. The peaking inD has greatly diminished as the unity-gain frequency has
moved down. At the same time the bandwidth of D and hence of the closed-loop transfer
function L has dropped (Eq. (5.58), note the scale dierence of the horizontal axis).
Figure 5.16: Internal compensation without using inherent capacitance multiplier.
Internal Compensation with Capacitance Multiplier Replacing C ′c1 by Cc1 to con-
serve silicon area, inserts a LHP zero and pole in T and has a benecial eect on the
stability of the internal loop. It behaves as a lead compensator (Fig. 5.17).
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Figure 5.17: Compensation of the internal loop using the capacitance current multiplier.
Complete Decomposition The complete GFT decomposition of the external loop gain
L (Fig. 5.18) shows that the very-high-frequency response is mainly shaped by the par-
asitics in L∞ and D as the null discrepancy factor Dn is nearly at, indicating negligible
direct forward transmission. Post-layout Monte Carlo simulations with auto stop, includ-
ing PVT variations and local mismatch, show that the typical unity-gain frequency is
55 kHz, close to the specication of 60 kHz.
Figure 5.18: Simulated nested GFT decomposition of the external loop gain L of the loop
lter in follower conguration.
5.4.4.2 Step Response of the External Closed-Loop Gain
The large-signal step response of the loop lter in follower conguration (Fig. 5.19), when
Vi steps from 50mV to 550mV, is smooth without any overshoot and only negligible
amount of preshoot. No signicant slewing is apparent. Further simulations show that
the output range of the loop lter (in follower conguration) extends down to 30mV, the
output voltage where the dc loop gain has dropped below 40 dB as the output device M3
operates in deep triode.
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Figure 5.19: Simulated large-signal step response (Vi steps from 50mV to 550mV) of the
loop lter in follower conguration.
5.5 Quantizer
Section 3.2.2 explained that a clockless event-driven architecture for the loop quantization
is used to reduce digital-to-analog interference and lower the power consumption. A
straightforward clockless ash analog to digital converter (ADC) topology is an obvious
implementation candidate for the quantizer. However, this requires NQ − 1 comparators
for NQ quantization levels, increasing power consumption and silicon area and hence
makes scaling cumbersome.
Instead, a system based on asynchronous continuous-time delta modulation which
does not suer from these drawbacks, is implemented (Fig. 5.20) [68, 83, 84]. It consists
of two comparators, a monostable multivibrator and a digital counter that retains the
internal state dDAC and outputs the binary-encoded digital code word d. The reference
levels for the comparators are dynamically generated by a digital to analog converter
(DAC) which is controlled by a feedback loop governed by the current state.
monoop
counter
control
dec
inc
trig
updown
VH
VL
Vi d
DAC
dDAC
rst
Vinh
Figure 5.20: Block diagram of the quantizer, implemented as an asynchronous delta mod-
ulator.
The operation (Fig. 5.21) is as follows: assume the quantizer to be in a state dDAC,k .
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Figure 5.21: Working principle of the quantizer: asynchronous delta modulation.
This means that the input signalVi is in the range [VL,VH ], associated with the k-th quan-
tization interval and that the comparator outputs inc and dec are deasserted. When Vi
increases and crosses VH , inc asserts and the monoop triggers: updown, indicating the
direction of change, is set logic high and is applied to the counter, followed by a well-
dened trigger pulse. The counter updates its internal state to dDAC,k+1. The output d
is incremented (with saturation) and the DAC updates its output voltage, such that Vi is
now in the range [VL,VH ], associated with the (k + 1)-th quantization interval. For de-
creasing inputs, updown is deasserted and the counter is decremented. Clearly, this is a
stateful system. A pulse on rst resets the logic to a known state at power-on.
The propagation delay tp of the quantizer is the time required for one conversion,
i.e. the duration for a change of one of the comparator outputs to propagate around the
loop such that the reference input voltages are settled again. The total propagation delay
constitutes the sum of the propagation time of the comparators, monoop, digital logic
and settling time of the DAC. For correct operation, the input signal should not cross any
quantization level during tp . This is formalized as the tracking condition:
max

dVi
dt

<
δC
tp
(5.66)
The input quantization step δC (Section 3.2.2.1) is specied as 200mV (Section 4.4). Equa-
tion (5.66) expresses a speed limitation onVi , which is the output of the loop lter. Assume
now that only the loop lter (with unity-gain frequency fL) determines the loop dynamics
and that a rail-to-rail input step is applied at its input. The maximum rate of change at
the loop lter output is given by 2π fL VDD . Plugging the numbers of Tables 4.1 and 4.2
into Eq. (5.66) yields:
tp < 200 × 10−3 2.5
2π 60 × 103 (5.67)
< 1.3 µs (5.68)
This is an extremely conservative calculation as the bandwidth of the AGC loop itself is
much smaller and a full-scale step input never occurs. As a tp of 1.3 µs is easily achieved
in practice in the given process technology, this is of no further concern.
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Table 4.2 specied NQ = 8 and δC = 200mV. In order to mitigate the output range
requirements of the loop lter (sucient loop gain at low output voltages/codes), the
reference voltage of the quantizer is chosen as 200mV, which gives a full-scale voltage of
1.8 V. The quantization transition points lie at 400, 600, . . . , 1600mV. A strict requirement
is monotonicity of the quantizer. This requires that the dierential non-linearity (DNL)
be smaller than one quantization step. Here we specify the integral non-linearity (INL)
and DNL more stringent, at 0.1δC . This allows the quantizer to be easily scaled up to 40
quantization steps while still keeping INL < 0.5δC and DNL < 0.5δC , without redesigning
the comparators.
Sections 5.5.1 to 5.5.4 discuss the DAC, comparators, monoop and digital logic in
more detail, before simulation results are presented in Section 5.5.5.
5.5.1 DAC and Full-scale Voltage Generator
1.2V
VH
VL
Vinh
dDAC,k
R
R
3Ru
5Ru
2R
Ru =
Figure 5.22: Resistor-string 3-bit DAC in the quantizer. The reference and full-scale volt-
age are 200mV and 1.8 V, respectively.
The DAC in the quantizer is implemented as a simple resistive-string divider (Fig. 5.22)
[85]. Each unit resistor Ru is made up of two resistors in series, with 2R = 1875Ω. Analog
switches select the comparator reference voltagesVH andVL associated with the one-hot
input word dDAC,k (Section 5.5.4). A third output voltage is Vinh , the midpoint voltage
between VH and VL . It is applied as input to the loop lter, recongured as a follower
when the AGC loop is disabled (Section 4.1).
The resistor string is embedded in the feedback loop of a non-inverting amplier con-
guration in order to create the full-scale voltage of 1.8 V when the auxiliary supply of
1.2 V is applied as input. The amplier must source 1.8V/(9 · 1875Ω) ≈ 110 µA and pro-
vide sucient loop gain. Although a high loop GBW would extend good power-supply
rejection to a higher frequency, it would also increase the closed-loop bandwidth and re-
ject less ripple of the input voltage. A GBW of a few MHz, combined with proper local
ltering and decoupling of the auxiliary supplywas chosen to avoid excessive interference
from other (digital) blocks. The opamp (not shown) is implemented as a two stage Miller-
compensated amplier with bipolar input dierential pair for higher input transconduc-
tance (compared to a MOS stage with the same bias current, even in weak inversion (WI))
and PMOS mirror load. Input bias current introduces a negligible error. The output stage
is a PMOS transistor in common-source conguration with the resistor string as load.
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As the resistor string is ratiometric, global process variations and global temperature
dependence eects are negligible in this application. However, local mismatch increases
the non-linearity of the divider. It can be shown that the INL is the limiting factor in
determining the required matching of the resistors. Specically, the worst case INL is
given by [85]:
max |INL| = 1
2
δC · NQ · (%matching) (5.69)
Under the given specication, the resistors need at least 2.5 % relative matching, which is
easily achieved by increasing the area. As also other factors inuence the non-linearity of
the DAC and the quantizer, dcmatch (initially) and Monte Carlo (nal check) simulations
were performed to ensure sucient performance.
5.5.2 Comparator
The comparator is the decision block in the quantizer and outputs a logic one when its
dierential input voltage Vid > 0 and a logic zero otherwise. It is essentially a very high
gain limiting amplier. Although a typical opamp structure could be used, a dedicated
building block is designed that has hysteresis to reject noise and detector ripple on the
input signal.
Vo
VipVim
Vbp
10 µA 10 µA 10 µA 10 µA
all L 1 µm unless specied otherwise
M3
M5
M2M1
M4
M6
M12
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M1−2, IC ≈ 1 M3−6,11,13, IC ≈ 10 M7−8, IC ≈ 5 M9−10, IC ≈ 7, L = 2 µm M15,16, IC ≈ 8 M14,17, IC ≈ 2
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M8M7
M13
M9 M10
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M17M16M15M14
Ip Im
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Vop Vom
Figure 5.23: Clockless comparator in the quantizer: preamplier, latch, analog buer and
CMOS buer.
The comparator (Fig. 5.23) comprises four building blocks [85]. A preamplier con-
verts the dierential input voltage to a dierential current, which is applied to a positive
feedback analog latch. The output voltage of the latch is dierential, which is converted to
a single-ended voltage by a buer. Finally, a logic buer generates a rail-to-rail logic out-
put voltage. The preamplier is a gain stage used to increase sensitivity (minimum voltage
that can be discriminated) and reduce kickback to the input when the latch changes state.
It also reduces the total input-referred oset as the latch has high intrinsic random oset
(as positive feedback, in contrast with negative feedback, tends to increase sensitivity to
device parameters).
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5.5.2.1 Preamplier
A PMOS input dierential pair is chosen as the common-mode input range extends almost
to the lower supply rail. Current mirrors apply the output currents to the latch. It follows
from the schematic that the output currents are given by:
Ip =
IB
2
+ дm
vid
2
(5.70)
Im =
IB
2
− дmvid
2
(5.71)
= IB − Ip (5.72)
with vid = vip −vim the small-signal dierential input voltage.
Input transistorsM1−2 operate at the center of moderate inversion andmoderate chan-
nel length, IC ≈ 1, L = 1 µm, for high дm and high дm/ID . This results in optimum preamp
gain and low input-referred oset, but increased input capacitance as the gate area is large.
The non-input devices M3−6 operate at the onset of strong inversion, IC ≈ 10, L = 1 µm
as a trade-o between drain-referred current mismatch and gate area.
5.5.2.2 Latch
The latch is composed of transistors M14−17. For analysis, consider the NMOS version
(Fig. 5.24). Cross-coupled devices Mb are shunted by diode-connected transistors Ma .
This is a strongly non-linear block. However, a linearized model exposes the basic pos-
itive feedback mechanism and will be used in the large-signal explanation of the latch
operation4.
Ip Im
Ma1 Mb1
VomVop
Mb2 Ma2
Figure 5.24: Schematic of the latch only, NMOS version.
The small-signal dierential and common-mode half circuits of the latch are shown
in Fig. 5.255. Consider the transient operating point of the latch halfway during a state
transition. Both outputs are approximately equal and all devices operate in the saturation
region. ImpedanceZ ≈ (1/дma ) | | 1/(sCo ) lumps together the output resistance and output
capacitance. The latter determines the speed of the latch, but this will not be discussed in
detail. In the following sections, Co will be ignored, such that:
Z ≈ 1
дma
(5.73)
4A dierent approach to explaining the large-signal operation is given in [85]
5The following denitions are used [18, 86]: at a port of a dierential circuit, the dierential voltage and
current are dened as Vd = Vp −Vm and Id = 0.5(Ip − Im ). The common-mode voltage and current are given
by Vc = 0.5(Vp + Vc ) and Ic = Ip + Im . It follows that Vp = Vc + 0.5Vd and Ip = 0.5Ic + Id . Spectre’s
ideal_balun component implements these equations.
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Figure 5.25: Small-signal dierential and common-mode half circuits of the latch in the
comparator.
The response vod due to excitation with a dierential current id can be calculated
using the 1-GFT decomposition at the gate, an ideal injection point (Appendix A):
H∞ = 0 (5.74)
H0 = 2Z ≈ 2
дma
(5.75)
T = −дmbZ ≈ −
дmb
дma
(5.76)
Under the condition
дmb ≥ дma (5.77)
the negative loop gain indicates net positive feedback for dierential signals. Equa-
tions (5.74) to (5.76) yield:
H =
vod
id
=
2
дma
1
1 − дmb
дma
=
2
дma − дmb
(5.78)
H , the dierential input resistance, is a negative resistance when дmb > дma . In that case,
the system is no longer memoryless which is exposed as hysteresis (see later).
For completeness, the common-mode response is calculated in a similar way and is
given by:
H∞ = 0 (5.79)
H0 =
Z
2
≈ 1
2дma
(5.80)
T = дmbZ ≈
дmb
дma
(5.81)
H =
voc
ic
=
1
2дma
1
1 +
дmb
дma
=
1
2
1
дma + дmb
(5.82)
Equation (5.81) shows that for common-mode signals the feedback is always negative and
the devices are eectively equivalent to one diode-connected transistor.
The small-signal model is approximately valid over the large-signal input current
range—for incremental disturbances—as long as the instantaneous operating point pa-
rameters (eective дm , etc.) are substituted. Note that the output range of the latch is
given by theVдs range ofMa , which is [0,Vдsa (IB )], with IB the tail current of the pream-
plier. The transient large-signal operation can be explained as follows:
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• Assume Ip ≫ Im . All current ows in Ma1, such that Vop = Vдsa1 (IB ) and Vom = 0.
The other devices Mb1,b2,a2 are in cut-o. The instantaneous dierential loop gain
is zero (Eq. (5.76)).
• As Ip decreases and Im increases, the drain current of Ma1 starts to drop while and
the drain current ofMb2 rises. The drain current ofMb1 andMa2 remains zero and
the loop gain starts to increase as дmb2 increases and the instantaneous impedance
Z ≈ 1/дma2 is very high. The feedback is net negative. The output voltages do not
change substantially.
• As Im increases, Mb2 is gradually pulled out of the linear region into saturation,
dramatically increasing its eective transconductance. The switching point occurs
as soon as the (magnitude of the) instantaneous loop gain equals exactly unity and
net positive feedback sets in. Vom increases exponentially asMa2 steals current from
Mb2, while Vop decreases exponentially. The loop gain further builds up, almost
instantaneously, to its maximum value (Eq. (5.76)). Then, as Mb2 enters the linear
region, the loop gain quickly drops again.
• When Im ≫ Ip , all current ows in Ma2, such that Vom = Vдsa2 (IB ) and Vop = 0.
The other devices are in cut-o and the loop gain is zero once again.
The switching points of the comparator ±Vid,sw can be determined from the condi-
tion that loop gain must equal unity. In strong inversion6, the transconductance can be
approximated as:
дm (ID ) ≈ ID
nUt
√
IC
(5.83)
=
√
ID Io
W
L
nUt
(5.84)
Equating Eq. (5.76) to unity and solving yields:
− дmb (Ip,sw )
дma (Im,sw )
= 1 (5.85)
With Ip,sw and Im,sw the currents at the switching point. Substituting Eq. (5.84) gives:
−
Ip,sw
(
W
L
)
a
Im,sw
(
W
L
)
b
= 1 (5.86)
Using Eqs. (5.70) to (5.72), the switching points can be computed as:
Vid,sw = ±
IB
дm
1 − α
1 + α
(5.87)
with:
α =
(
W
L
)
b(
W
L
)
a
≥ 1 (5.88)
6This is an approximation as the transistors operate from weak to strong inversion, given the variable drain
current and xed gate size.
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in which the inequality follows from Eq. (5.77). Equations (5.87) and (5.88) shows that the
hysteresis depends on the operating region of the input pair of the preamplier and the
ratio of the gate shape factors of the transistors in the latch.
Now consider Fig. 5.23 again. Diode-connected device M12 acts as a voltage source
and brings the output range of the latch down, relaxing the input range requirements of
the buer.
The latch transistors operate at IC ≈ 2 for high дm . Following Spectre simulations, a
hysteresis window of 10mV was deemed sucient to reject noise and ripple. The hys-
teresis window was made digitally programmable between 10mV and 20mV to err on the
safe side.
5.5.2.3 Analog and CMOS Buer
The analog buer converts the dierential latch output voltage to a single-ended output.
It can be regarded as a mini-comparator, that only has to discriminate a rather large input
voltage. The internal output node of the analog buer is the major source of systematic
oset when it is not biased at the threshold of the digital CMOS buer. Hence, M9−10
are sized to develop a proper VGS (IC ≈ 7) and use long lengths (L = 2 µm) to reduce
systematic mirror mismatch. Input devices M7−8 operate in higher inversion to reduce
area while still retaining decent дm .
The CMOS buer creates a full rail-to-rail swing for the subsequent logic.
5.5.3 Monoop
Figure 5.26: Non-retriggerable monoop to generate trigger and updown signal in the
quantizer. Level shifting is not shown.
The purpose of the monoop, one-shot or monostable multivibrator is to generate a
well-dened updown signal followed by a trigger pulse in response to a change of the
output state of one of the comparators. Both signals represent an event upon which the
counter and control logic acts.
The implemented monoop (Fig. 5.26) is of the non-retriggerable type, which is how-
ever not mandatory in this context. A monoop is retriggerable if any change of its inputs
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during the trigger output pulse initiates a new timing cycle, thus extending the length of
the output pulse. In a non-retriggerable monoop the input event is simply ignored. In
this application hysteresis in the comparators and the limited bandwidth of the loop lter
prevent fast consecutive switching of the monoop inputs.
The monoop consists of an AND gate, a passive dierentiator with pull-up and an
inverter. The operation is as follows: initially, assume trig’ low and inc, dec high. The
voltage at intermediate nodes X and Y equals the positive supply rail. When a negative
edge occurs at either of the inputs, say inc, the output of the AND gate toggles to a
logic low. The step reponse of the dierentiator is superimposed on VY and the inverter
toggles, pulling trig’ high. As soon asVY crosses the inverter threshold, trig’ is pulled
low. Some caution is required, because when inc deasserts, the positive going derived
step response is imposed onVY and could reach twice the supply voltage. Therefore a mix
of high and low voltage logic (not shown) is used to avoid damage. The diode prevents
VY from undershooting.
The length of the trigger pulse should be at least as long as the total of the worst-case
setup and hold time of the input gate of the subsequent logic, which is less than 1 ns in
the given technology. It is easy to show that, with ideal logic, the pulse width is given by:
Tp = RC ln
1
2
(5.89)
Clearly, Tp depends highly on device tolerances, but this poses no problems in this appli-
cation. With the given component values and over PVT variations, Monte Carlo analysis
shows that Tp is centered around 100 ns with the extreme values almost 50 % higher or
lower.
The D latch is connected such that updown asserts or deasserts on a inc pulse or dec
pulse, respectively, indicating the direction of change.
The delay at the trigger output guarantees trig to occur later than any event in
updown (including the hold time of the subsequent logic).
5.5.4 Counter and Digital Control
The digital logic and counter convert the delta-modulation pulses generated by the com-
parators and monoop to a digital code word that drives the internal DAC and produces
a binary encoded word that controls the look-up table (Section 5.7).
The block is described in the SystemVerilog hardware description language (HDL)
[87] and is automatically and eciently synthesized and placed-and-routed with a digital
implementation ow [88, 89].
‘define NUM_BITS 3
‘define WIDTH (1<<‘NUM_BITS)
module QuantizerControl (trig, updown, rst, datao, dDAC);
input trig, updown, rst;
output reg [‘NUM_BITS-1:0] datao;
output reg [‘WIDTH-1:0] dDAC;
reg [‘NUM_BITS-1:0] cnt;
always @(posedge trig or posedge rst)
if (rst)
cnt = 0;
else begin
$display("triggered, updown: %b", updown);
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if (updown) begin // increment with saturation
if (cnt != ‘WIDTH-1) cnt = cnt + 1;
end else begin // decrement with saturation
if (cnt != 0) cnt = cnt - 1;
end
end
always @(cnt) begin
// convert binary to one hot
dDAC <= 0;
dDAC[cnt] <= 1’b1;
datao <= cnt;
end
endmodule
When a positive edge on trig occurs, the internal counter is incremented or decremented
with saturation, depending on updown. At the same time the counter value is one-hot
encoded to generate the control signal dDAC for the DAC.
5.5.5 Simulation Results
Simulation results of the quantizer are shown in Fig. 5.27. An input up and down ramp
between 0V and 1.8 V is applied to the input of the quantizer. At each transition step the
appropriate logic signals are generated and the comparator reference values are adapted.
The inset details a transition point. The propagation time is 25 ns.
Monte Carlo simulations with auto stop, including PVT variations and local mismatch
parameters, show that the 3σ INL and DNL is lower than 0.1 δC .
5.6 Window Comparator
Thewindow comparator asserts inh as soon as the detected output of the VGA (converted
to a current Idet) is within the allowed range. This disables the AGC loop and avoids
limit cycling (Sections 3.2.5 and 4.1). The window comparator operates in the current
domain. A block diagram is depicted in Fig. 5.28. Given a window centered around the
AGC setpoint, expressed as current Iref and 2αIref wide, the upper and lower window
bounds IH and IL are derived as:
IH = Iref (1 + α ) (5.90)
IL = Iref (1 − α ) (5.91)
In this application α is typically 20 % (Section 4.4). Both IH and IL are subtracted from
Idet. The resulting currents are compared to zero by two comparators which are wired
such that the output inh is logic high when Idet is within the range [IH , IL]. The internal
comparators exhibit (programmable) hysteresis to reject noise and detector ripple. The
window bounds are generated with current mirrors and are also digitally programmable.
5.6.1 Current Comparator
The current comparator must support bidirectional input current and exhibit sharp tran-
sition edges with well-dened hysteresis. Figure 5.29 shows the circuit diagram, based
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Figure 5.27: Simulation results of the quantizer.
> 0
> 0
Ihyst
Idet
inhIref
IH
ILIrefIL IH
Figure 5.28: Block diagram of the window comparator, working in the current domain.
on [90]. It outputs a logic high when the input current Ii > 0 and a logic zero otherwise.
It is composed of two stages. The input stage provides a virtual ground at a mid-rail dc
voltage and a low input impedance. It applies a copy of the input current to output stage,
which uses positive feedback to quickly decide on the logic output voltage. The worst
case input range equals twice the output range of the transconductor, −120 µA to 120 µA.
The hysteresis is programmable between 5 µA to 20 µA in steps of 2.5 µA.
5.6.1.1 Input Stage
Transistors M1−10 constitute the input stage, which is basically a push-pull current con-
veyor topology [91]. The bidirectional input current is transferred to the decision stage
at extremely dierent impedance levels. It establishes a virtual ground for the preced-
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Figure 5.29: Circuit diagram of the current comparator with hysteresis used in the win-
dow comparator.
ing block (transconductor stage, Section 5.2) around 1.2 V. In a symmetrical circuit with
identical devices, when Ii = 0, all branch currents are equal, Ix = 0 and Vx would oat
mid-rail. However, any small mismatch (e.g. in device output conductance) that results
in non-zero Ix , will trigger the decision circuit and Vx will be pulled hard to one of the
supply rails (due to the large incremental gain).
For Ii ≫ IB , M1’s drain current Id1 = 0 and the voltage established at the input node
is:
Vi = VB −VGS4 +Vдs3 (Ii ) (5.92)
in which the dependence on the input current is made explicit. Conversely, for Ii ≪ −IB ,
Id3 = 0:
Vi = VB +VGS2 −Vдs1 (Ii ) (5.93)
M1−4 operate at the center of moderate inversion IC ≈ 2 at the chosen bias current IB =
5 µA. This will limit the dierence in eective gate-source voltage ∆VEF F of the input
transistors—and hence the deviation of Vi , the voltage applied to the preceding stage—to
250mV across the input range. This sizing also results in benecially low VDS,sat .
Mirror devicesM5−8 also operate at IC ≈ 2 to limit the developed gate source voltage
over the input range in order not to push M1,4 in the triode region. Capacitance C is
part of the noise and ripple rejecting low-pass lter. The cut-o frequency дm5,7/(2πC ) is
chosen at a few MHz, as a trade-o between propagation time and ripple rejection. Bias
transistorsM9,10 are chosen equal toM5,7 for layout convenience.
The output resistance of the input stage is 1/(дds6 + дds8). The input resistance is
approximately 1/(дm1 + дm3), and depends on the input current.
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5.6.1.2 Decision Stage
The decision stage is an amplier with positive feedback gain boosting created by con-
necting two inverters (complementary common-source ampliers) in a loop (redrawn in
Fig. 5.30). DevicesMn2,p2 constitute the output inverter, whileMn1,p1 is the input inverter
which is driven by two current sources IP and IN (implemented with MOS devices). The
input current is applied to node X. The diodes model the cut-o operation of the cur-
rent sources: as the voltage across the current source decreases beyond the compliance
voltage, their output current drops to zero.
Vo
Ii
Mp1
Vx
Ix
IP
IN
Mn1
Mp2
Mn2
X
Figure 5.30: Principle circuit diagram of the decision stage in the current comparator.
The large-signal operation is as follows:
• Assume Ii ≪ 0. Node X is discharged, Vx is pulled to the lower supply rail and
the output Vo is high. The current through both Mn1 and IN is zero as they are in
very deep triode region, VDS = 0. In addition, neither Mp2 nor IP carry current, as
they are in cut-o regime (VGS,p1 = 0). Hence, no current ows in or out of node X,
Ix = 0. The loop gain is zero.
• As Ii increases, Vo initially remains high. Mp1 and IP remain in cut-o. Vx remains
approximately zero until IN outputs its nominal current. When Ix = IN , node X
charges as the input current has nowhere to ow anymore, Vx increases and Mn1
is pulled quickly toward saturation. As the loop gain inates to −1, net positive
feedback sets in.
• When Vx crosses the threshold of the output inverter, Vo toggles pushing Mn1 and
IN in cut-o as VGS,n1 = 0. Soon after, Vx has increased to the positive supply rail
such that both Mp1 and IP enter deep triode region and carry no current. The loop
gain vanishes again. No current ows in or out of node X, Ix = 0.
• Similar operation hold when Ii now drops again. The switching point occurs for
Ii = IP .
Clearly, the decision stage exhibits well-dened hysteresis with switching points IN and
IP . The capacitance at node X determines the speed.
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For small-signals, the instantaneous loop gain can be expressed as:
T (Ii ) ≈ −
дm1,e (Ii )
дds1,e (Ii )
дm2,e (Ii )
дX (Ii )
(5.94)
in which the negative sign implies positive feedback. In principle, it is possible to derive
the switching points based on this expression, similar to what was done for the voltage
comparator in the quantizer (Section 5.5.2). However, this is very tedious as it is dicult
to express the quantities involved as a function of Ii as they are a complex function of
multiple elements (degenerated дm , дX ) or are dicult to model (дds ) to begin with.
In Fig. 5.29, IP and IN are nominally equal and implemented with current mirrors
M11−15 which operate at the onset of strong inversion and long gate length (IC ≈ 10,
L = 2 µm) as a trade-o between current mismatch, area and drain referred noise. The
inverters are taken from the standard cell library provided with the technology.
5.6.1.3 Simulation Results
Monte Carlo simulations with auto stop, including PVT variations and local mismatch
parameters, show that the 3σ input-referred oset and propagation time of one compara-
tor are 150 nA and 3.8 µs, respectively, which is sucient for this application. A dc sweep
of the input current illustrating the hysteresis is shown in Fig. 5.31, for Iref = 50 µA,
Ihyst = 10 µA.
Figure 5.31: Output voltage of the current comparator as a function of input current.
Iref = 50 µA, Ihyst = 10 µA.
5.7 Look-up Table
The digital LUT uses the quantized AGC loop error signal d as an index for a code word
c in a memory block. The code word represents a state of the VGA and programs its
gain and frequency response (Section 3.2.1). The LUT is described in SystemVerilog, a
HDL [88, 89]. Using a digital implementation ow with automatic synthesis to gate-level
primitives and place-and-routing allows to include a degree of intelligence while saving
massive amounts of time.
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The realized building block (Fig. 5.32) includes control logic and a double look-up
table (two slices). The latter allows to quickly recongure the datapath using either a
dedicated package pin or a serial peripheral interface (SPI) command. This is intended
for use in an automatic bit rate selection system. The block is implemented as a module
that is connected to the internal SPI bus, just as other modules and registers. A second
bus connects to the analog core—datapath and AGC system. The internal SPI bus is a
parallel bus with separate address, forward and return data wires. The chip communicates
with the outside world through a controller module that implements a 4-wire serial SPI
protocol.
Figure 5.32: Block diagram of the digital lookup table, including control logic and inter-
face with the internal SPI bus and the analog chip core.
The look-up table is pure combinatorial logic; any change in the 3-bit code word d
selects a word c that is applied to the datapath, unless inh is asserted, as explained in
Section 3.2.5. The relevant code is:
[...]
logic [‘STATE_DATA_WIDTH-1:0] slices[‘SLICE_CNT][‘STATE_CNT];
[...]
assign intInh = (inhmode == AUTO) ? coreBus.inh
: ((inhmode == MANUAL_HIGH) ? 1’b1
: 1’b0);
assign curSliceAddr = (sliceselmode == EXT) ? coreBus.sliceaddr
: intSliceAddr;
always_latch begin
if (inhmode == MANUAL_HIGH)
coreBus.c <= slices[curSliceAddr][manualHighStateAddr];
else
if (~intInh) coreBus.c <= slices[curSliceAddr][coreBus.d];
end
end
[...]
A dierence in propagation delay between code paths can introduce glitches, which could
translate into undesired datapath behavior. However, in the 0.13 µm CMOS logic (Sec-
tion 1.3), any glitch duration is extremely small compared to the very slow AGC loop
dynamics, such that they have essentially no impact at all (see also Section 3.2.7.3).
The control part is sequential logic driven by the SPI controller and is only active on
request. It’s main task is decoding and executing commands, as soon as the module is
addressed. The following listing illustrates the idea:
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[...]
assign spiBus.datartn = (spiBus.addr == addr) ? datartnbuf : ’z;
always_ff @(posedge spiBus.rst or posedge spiBus.strobe) begin : processpkt
CC_pkt_s pkt;
if (spiBus.rst) begin
[...]
resetSlices();
end else if (spiBus.addr == addr) begin
pkt = spiBus.datafwd;
unique case (pkt.CMD)
CMD_RSTATE:
datartnbuf <= slices[pkt.PLD.data_R.sliceaddr][pkt.PLD.data_R.stateaddr];
CMD_RINH:
datartnbuf <= coreBus.inh;
CMD_RSTATEADDR:
datartnbuf <= coreBus.stateaddr;
CMD_WSTATE:
slices[pkt.PLD.data_W.sliceaddr][pkt.PLD.data_W.stateaddr]
<= pkt.PLD.data_W.statedata;
CMD_INHMODE:
begin
inhmode <= pkt.PLD.data_INHMODE.inhmode;
if (pkt.PLD.data_INHMODE.inhmode == MANUAL_HIGH)
manualHighStateAddr <= pkt.PLD.data_INHMODE.stateaddr;
end
CMD_SLICESELMODE:
[...]
endcase
end
end : processpkt
The following commands are implemented:
• RSTATE: read a word from a slice at a given address.
• WSTATE: write a word into a slice at a given address.
• RINH: read the inh signal generated by the window comparator.
• INHMODE: allows to override inh. When the override value is logic high, the look-
up table can be controlled externally instead of by the AGC loop.
• SLICESELMODE: internal or external slice selection.
The code shows that it is possible to recongure the datapath on the y by writing new
data to the look-up table and to enable or disable the AGC loop externally. This exible
implementation makes the receiver highly programmable, expanding its use cases and
possibilities.
Note the vast use of SystemVerilog’s packed structs, packed unions and enums,
that allow easy manipulation of packets by addressing data using meaningful names. This
higher data abstraction level helps to avoid mistakes.
Cadence’s RTL Compiler and Encounter were employed for the gate-level transla-
tion and place-and-routing, respectively. A total of 1645 logic gates and an area of
255 µm × 200 µm were used.
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5.8 Peripheral Circuits
The AGC system is integrated in a dual-channel optical receiver array. Several periph-
eral building blocks are included such as bias current generation and distribution, test
structures and a digital interface.
Biasing, Current DACs and Current Mirrors
Various currents are digitally programmable. For example, thewindowwidth and hystere-
sis in the window comparator are currents, as is the desired amplitude for the AGC loop.
In addition, the bias network operates in the current domain to avoid malfunction due
to IR-drop over the wires. As almost all bias currents are derived from a single reference
current (derived from an external reference), the current distribution network necessarily
consists of both global and local current mirrors. All these mirrors are dc optimized, for
obvious reasons.
Test Tree
Comprehensive verication of an integrated system requires that key signals or signal
derived thereof are observable to the external world. System inputs or outputs are gen-
erally easy to examine as they are attached to dedicated pins. However, to conrm more
thoroughly the functionality of the individual building blocks, dedicated test structures
that increase observability need to be built into the chip.
The implemented chip has a single analog test pin that is multiplexed such that se-
lected low-speed voltages or currents are exposed. Examples include: local supply rails,
a copy of local bias currents, average input photo current, the balancing voltage of the
datapath, AGC loop error signal, detector outputs. . . Some signals are buered to mini-
mize disturbances. As multiple channels need to share a single test pin, the multiplexing
is multilevel. It is digitally controlled via the SPI interface.
SPI Interface and Digital Registers
Each channel has a number of digitally programmable signals, test structures and switch-
able test routing. The analog multiplexers and digital settings can be programmed via a
SPI protocol. Figure 5.33 depicts the logic block diagram of the internal structure.
An external device communicates with a controller via a 4-wire synchronous serial SPI
protocol. The controller is the master of an internal parallel communication bus, which
consists of a forward and return datapath and address, strobe and reset lines. Each channel
contains the LUT for the AGC loop and a register. In addition a separate register controls
some global settings. These blocks are slaves of the controller and have a unique address.
These digital blocks are written and veried in SystemVerilog and implemented with
a digital ow.
5.9 Experimental Results
The AGC system was integrated in a dual-channel linear optical receiver. The chip was
fabricated and designed in the 0.13 µm SiGe BiCMOS technology described in Section 1.3.
A die micrograph, including photo diode array, is depicted in Fig. 5.34. The AGC part
measures 600 µm × 680 µm, excluding bond pads, of which one quarter is due to supply
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Figure 5.33: Logic block diagram of the digital SPI interface and internal structure.
ltering and decoupling. The chip is not packaged, but placed in a cavity and bonded
directly to a test board. This avoids additional package parasitics that could degrade the
performance of the high-speed datapath.
The test board supports two types of input current source. For low-speed tests (up
to 500MHz), an electrical photo diode emulation circuit is used (Fig. 5.35). The output
signal of an RF arbitrary waveform generator is converted to a current by resistor R and
superimposed on a variable dc current. This allows to apply various input waveform
shapes to the receiver in order to measure input-output characteristics, step response
of the AGC system. . . The impact of the input network on the transfer function of the
transimpedance amplier (TIA) input stage, via the loop gain (as in Section 6.3.2), was
checked in simulation to make sure the functional changes were negligible. The input
current can be measured across the resistor with a high-speed dierential probe.
For full-rate optical tests, a photo diode array is bonded to the receiver (Fig. 5.34).
However, the available high-speed equipment is not as exible and no arbitrary pulse
shapes can be generated. In addition, manual alignment of the optical ber with the photo
diodes makes this setup more cumbersome.
5.9.1 Low-Speed Electrical Tests
5.9.1.1 Calibration and Input-output Characteristics
Before all else, the LUT needs to be calibrated, such that the small-signal gain of the data-
path associated with each entry in the LUT (selected with code word c) approximates the
ideal gain listed in Fig. 4.3(b). For the low-speed tests the high-frequency response of the
datapath (overshoot, bandwidth) is not important and no attempt was made to optimize
or measure these parameters.
A 1MHz sine wave, 100 % amplitude-modulated with a 75Hz triangle, was applied
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Figure 5.34: Die micrograph of the bonded linear optical receiver and photo diode array.
620Ω
50Ω
100 nF
RF in
dc current
Io
receiver
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dierential high
Figure 5.35: Simplied photo diode emulation circuit.
to the device under test (DUT). Both the voltage measured across the input resistor of
the photo diode emulation and the DUT output voltage were applied to precision peak
detectors. The chosen frequency is within the input range of the peak detectors and still
suciently above the high-pass pole of the datapath to not introduce a signicant error.
Based on the measured peak values, the gain of the datapath was manually calibrated for
each code word. Figure 5.36 compares the ideal gains with the calibrated gains. Clearly
the required exponential shape is obtained to a good degree (Section 3.1.3). Note that it is
not necessary to achieve high absolute accuracy in light of the nature of the detector in
the receiver (Section 5.1).
The input-output characteristics (Fig. 5.37) were measured by plotting both outputs
of the peak detectors in X-Y mode on the oscilloscope (with boxcar averaging). The slope
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(a)
c ideal G (c) [Ω] cal. G (c) [Ω]
0 125 122
1 186 188
2 276 277
3 410 375
4 610 580
5 906 873
6 1346 1375
7 2000 2030
(b)
Figure 5.36: Calibrated datapath gain and ideal target gain for each code word.
Figure 5.37: Calibrated amplitude input-output characteristic for each code word.
in the origin of each curve is the corresponding gain in Fig. 5.36(b). Although each curve
is compressive, this non-linearity could be tolerated to some extent depending on the
modulation scheme. In any case, it is a property of the high-speed datapath and can be
revised if desired. The target output range between 320mV to 480mV is indicated. For
peak-peak input currents higher than 200 µA, the dierential peak-peak output voltage is
within the target range (Table 4.1), indicating sucient dynamic range.
5.9.1.2 Functional Test
The waveforms in Fig. 5.38 demonstrate the basic functionality of the AGC system. A
500MHz sine, 100 % amplitude-modulated with a 14Hz triangle, is applied to the receiver.
The upper trace shows the single-ended output voltage. The middle trace is the inh logic
signal, indicating when the detected output signal is within range. The lower trace is the
amplied AGC loop error signalVl (Section 4.1). The circuit was programmed in follower-
mode, such that when inh is asserted, the loop lter is recongured to follow themidpoint
voltage of the current quantization step (Section 4.1).
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Figure 5.38: Single-ended output signal, inh and amplied loop error signal Vl with
triangle-modulated 500MHz input sine.
Very low inputs (region A) are outside of the AGC input range and inh is always low.
The output of the loop lter saturates to the upper rail (clamped to 1.8 V, Section 4.1) and
the highest code word is selected, corresponding to maximum gain.
As the input amplitude increases (region B), so does the output amplitude until it
is within range and inh asserts. The loop lter now follows the midpoint of the highest
quantization step (1.7 V). As soon as the detected output is outside of the target range, inh
deasserts and the AGC loop is restored. Error signal Vl quickly decreases until the next,
lower, gain is selected, at which point the output is again within range and inh is asserted
again. The loop lter now follows the midpoint of the next-to-highest quantization step.
When the input signal is so large that, even at the lowest gain setting, the output signal
is outside of the AGC range, inh never asserts (region C). The error signal saturates to
the lower rail until the input signal decreases again.
5.9.1.3 Limit Cycling
Due to the quantized nature of the AGC loop, limit cycling occurs as explained in Sec-
tion 3.2.2. A system to avoid these undesired oscillations is described in Section 3.2.5.
This phenomenon is illustrated in Fig. 5.39(a), with a detail shown in Fig. 5.39(b). A
500MHz sine, 100 % amplitude-modulated with a 14Hz triangle, is applied to the receiver.
The upper waveform is the output signal, while the lower waveform is inh. The system
was programmed to ignore the inh signal. The development of limit cycles is clearly
visible. For a given input amplitude, the gain of the datapath is switched between two
adjacent values. The detected output is alternately inside or outside the target output
range, such that inh toggles at the frequency of the limit cycle. The frequency of the
limit cycle is determined by the non-dominant poles of the AGC loop gain, while the duty
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cycle is determined by the input and desired signal, such that the average detected output
amplitude equals the desired amplitude (Sections 3.2.2.2 and 3.2.4). Note that the limited
drive capability of the internal logic buer that generates (a copy of) inh, in combination
with internal resistance of the test tree switches and the 1× probe capacitance (∼14 pF)
results in the deformed shape of inh.
In Fig. 5.39(c), the system is congured to not ignore inh. Clearly the limit cycling
has disappeared. Both the output signal and inh are well-behaved. This conrms the
existence of limit cycles and the capability of the system to avoid them.
(a) Limit cycling occurs when inh is ignored. (b) Detail: the gain switches between two states,
such that the average detected output amplitude
equals the desired amplitude.
(c) No limit cycling occurs in normal operation.
Figure 5.39: Limit cycling. Amplitude of the input signal (not shown) is modulated with
a triangle. Upper trace is single-ended output, lower trace is inh.
5.9.1.4 Step Response
The step response was measured by applying a 500MHz sine, 100 % amplitude-modulated
with a 14Hz square to the receiver, congured in follower mode. Due to the quantized
nature of the system, the settling time cannot be dened or measured as the time it takes
to reach steady state within a certain margin. Instead, the settling time is dened as the
time elapsed between application of the input step and the point were the output signal
enters the target range—where inh is asserted. This is illustrated qualitatively in Fig. 5.40
for a falling step. Before the step, in steady state, the input is outside of the AGC range,
Vl is minimal and inh is deasserted. The datapath exhibits high-pass behavior in the
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amplitude domain as predicted by Eq. (3.25). As the input step occurs, initially the loop
cannot respond due to its limited GBW and the output amplitude also experiences the
step—this is really nothing more than direct forward transmission from input to output.
As the loop catches up,Vl increases, changing the datapath gain until the output is within
range. At that moment inh asserts.
Figure 5.40: Step response illustration. Upper trace is single-ended output signal, middle
trace is inh, lower trace is Vl .
As explained in Section 3.2.5, the settling time is not independent from the step am-
plitude (as for the equivalent continuous-time system) but is guaranteed to be upper
bounded. Figure 5.41 shows the settling time for falling steps when the input step be-
comes increasingly larger. Clearly, it is never larger than 205 µs, the specied 2% upper
bound settling time (Section 4.5). The results are similar for rising steps.
Figure 5.41: Settling time as a function of relative input current step amplitude.
5.9.1.5 Small-signal AGC Loop Filter Step Response
The step response of the AGC loop lter (which is compensated with capacitance mul-
tipliers, Section 5.4) can be measured using the same conguration as in the previous
section. Indeed, as soon as inh asserts, the loop lter is recongured such that it follows
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Figure 5.42: Small-signal step response of the AGC loop lter, congured as a follower.
The 2 %-settling time is 10.3 µs.
the midpoint voltage between two quantization steps. This is equivalent to the applica-
tion of a small step to the (now) unity-gain feedback conguration. This can be observed
in Fig. 5.40 and is captured in more detail in Fig. 5.42. The response is well-behaved
without under- or overshoot. The measured 2 % settling time is Ts ≈ 10.3 µs, which
is equivalent to a closed-loop bandwidth of the follower (or GBW of the loop gain) of
f3dB ≈ 4/(2πTs ) ≈ 61.8 kHz. This agrees with the design specication of 60 kHz (Sec-
tion 4.5).
5.9.2 High-Speed Optical Tests
The following sections present test results at high speed. Optical PRBS NRZ data at
26Gb/s, with high extinction ratio (ER), is applied to the photo diode bonded to the re-
ceiver. A system similar to the one presented is Section 6.3.4 is used to measure the av-
erage photo current. As mentioned in Sections 4.2 and 5.1, multilevel modulation merely
requires a dierent setpoint of the AGC loop, as only the detector depends on the output
signal shape. Hence, results with NRZ data are sucient. In addition, only results that
concern the AGC system are shown, as this is the focus of this work and not the datapath
or high-speed receiver features by itself.
5.9.2.1 Detector
Input-output characteristics of the detector are shown in Fig. 5.43 for both low- and high-
speed inputs. They are measured by applying a signal to the datapath and measuring
the output signal amplitude Aid with a high-speed sampling oscilloscope, as well as the
internal detector output Vo . The datapath was programmed to a xed gain. Also shown
are the theoretical curves for an ideal sine and square wave at 300 K (Eq. (5.23)).
The low-speed input is a 500MHz sine wave generated using the photo diode em-
ulation circuit. The oset from the theoretical curve is attributed to a combination of
higher on-chip temperature (for small amplitudes) and systematic mismatch in the detec-
tor (across the entire range). As the amplitude increases, the compressive nature of the
input-output characteristics (Fig. 5.37) deforms the sine wave while propagating through
the datapath. This explains the larger deviation from the theoretical curve at higher am-
plitudes.
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Figure 5.43: Measured and theoretical detector output, for various input signal shapes,
at low and high frequency. The theoretical curves are valid at 300 K.
The curve for an optical NRZ 26Gb/s PRBS input follows closely the theoretical curve
for the square wave, although with an oset due to systematic mismatch and the non-
ideal square wave shape of the input signal, which is partly restored at higher amplitudes
due to the compressive behavior.
These results show that the behavior of the detector can be reasonably well predicted,
both for low- and high-speed signals.
5.9.2.2 Functional Test
Figure 5.44: Functional test of the system as a function of input photo current for 26Gb/s
NRZ PRBS data.
Figure 5.44 demonstrates the functionality of the AGC system with full-rate NRZ
26Gb/s PRBS optical input, in which the measured dierential output amplitude is plotted
versus measured input photo current. The output amplitude was measured with a high-
speed sampling oscilloscope and has some measurement uncertainty due to the impact of
noise and inter-symbol interference (ISI).
As the input power increases, the gain is progressively switched from high to low. For
5.10 Conclusion 103
decreasing input power, the gain is progressively switched from low to high. Ideally, these
curves should follow the characteristics of Fig. 5.37 in a piecewise fashion. This is con-
rmed in the gure. However, it can be seen that the (large-signal) datapath gain for each
code word is a bit higher than that for the 1MHz sine wave, used for calibration. Recal-
ibration was not performed as the larger absolute gain does not pose a problem. Indeed,
as long as the intercept of the VGA remains unchanged, the settling time is unaected
(Eqs. (3.24) and (3.27)). Note that the lowest gains are not visited due to the limited optical
power available in the measurement setup.
The exact transition points are dicult to establish accurately due to the measurement
uncertainty and built-in hysteresis in combination with the very high-speed signals, but
the allowed range of output amplitudes is in good agreement with the specication. This
test conrms the validity of the event-driven AGC approach at very high speeds and the
resulting massive increase in dynamic range.
5.10 Conclusion
This chapter presented the implementation, on the circuit level, of the event-driven AGC
system, embedded in a high-speed optical receiver. The system comprises a mixture of
analog and digital blocks, which require vastly dierent design approaches and imple-
mentation ows. Several key analog building block were described in detail, including
discussion of topologies, circuit operation and design tradeos. Choices regarding device
sizing were explained. The digital blocks are described in the SystemVerilog HDL and
automatically converted to the transistor level.
Experimental results conducted on the realized integrated circuit chip conrm the
functionality of the system, both at low and high speed.
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Chapter 6
Multichannel Optical Receiver
In this chapter, the design and implementation of the 4 × 25Gb/s optical receiver array
for non-return-to-zero (NRZ) modulation is discussed. Section 6.1 presents the design ob-
jectives. Next to high data rate, high sensitivity and low power consumption, the tight
integration with the photo diode array is a major design challenge. The channels have to
t in 250 µm lanes, while keeping crosstalk to a minimum. In Section 6.2, the architec-
ture of a channel is proposed. Section 6.3 elaborates in detail on one of the key building
blocks of the datapath, the transimpedance amplier (TIA) input stage. Bandwidth en-
hancement through inductive peaking and techniques to increase the dynamic range are
discussed. Other blocks in the receiver are presented more concisely (the main amplier
(MA), Section 6.4) or are only touched upon (balancing loop and peripheral circuit, Sec-
tions 6.5 to 6.6). Finally, in Section 6.7, experimental results are presented which conrm
the performance of the receiver array.
6.1 Design Objectives
The specications of the photo diode array are listed in Table 6.1. The small-signal model
is discussed in Section 2.6. Figure 6.1 shows a typical four-channel photo diode array.
Specication Symbol Unit Typical value
type p-i-n
reverse bias voltage V 2
responsivity R A/W 0.4
series resistance RPD Ω 10
capacitance CPD fF 115
small-signal bandwidth f3dB GHz 25
number of photo diodes 4
channel pitch µm 250
Table 6.1: Photo diode array specications. RPD, CPD and f3dB at specied reverse bias
voltage.
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Figure 6.1: Photograph of a 4-channel photo diode array with 250 µm pitch.
Table 6.2 list the receiver array design objectives. It can be shown that for NRZ mod-
ulation, as a rule of thumb, the optimum receiver bandwidth should be 60 % to 70 % of the
bit rate Rb [18]. This follows from a trade-o between inter-symbol interference (ISI) and
input-referred noise: as bandwidth increases, ISI (Section 2.5.2) decreases, while input-
referred rms current noise (Section 2.4) increases.
Specication Symbol Unit Min. Typ. Max.
bit rate Rb Gbps 25
small-signal bandwidth f3dB GHz 16.6
input-referred current noise irmsn µA 4.5 9
sensitivity (BER = 10−12)1 i
pp
sens µA 63 126
P sens dBm -11.1 -8.1
small-signal gain dBΩ 69
dynamic range DR dB 10
dierential output voltage V
pp
od
mV 150 300
supply voltage VDD V 2
power consumption per channel Pch mW 90
number of channels 4
channel pitch µm 250
Table 6.2: Optical NRZ receiver and channel design objectives.
Special attention was paid to the power consumption per channel and associated heat
generation, as any active cooling is unacceptable (Section 1.1.2). Also, the channels must
be tightly integrated, adjacent to each other in 250 µmwide lanes. This requirement stems
from the intimate integration demands on both the receiver array and photo diode array,
which have a standard pitch of 250 µm [51]. This has implications on the channel archi-
tecture (Section 6.2.1).
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Figure 6.2: Architecture of the realized optical receiver array.
6.2 Receiver Array Architecture
Figure 6.2 shows the architecture of the realized four-channel optical receiver array. Light
from the ber array is coupled to the photo diode array. Each photo diode is connected to
its dedicated channel. The channel pitch equals the photo diode array pitch of 250 µm. A
common bias block generates themain bias currents for the channels, based on an external
reference current. A digital serial peripheral interface (SPI) interface and accompanying
logic allows tuning the gain and bandwidth of the channels to some extent and controls
an analog test signal multiplexer. The latter allows to connect selected internal voltages
and currents of the dierent channels to a dedicated analog test pin.
6.2.1 Channel Architecture
Figure 6.3 depicts the architecture of a single channel. Both anode and cathode of each
photo diode are bonded to the die in order to keep loop inductance low and reduce suscep-
tibility to interference. The p-i-n photo diodes require a reverse bias of 2 V to 2.5 V. As the
TIA input generates an anode voltage of around 850mV (Section 6.3), an extra supply rail
of 3.3 V is provided for the cathode connection. This supply is shared across all channels
to reduce the number of pins. Local ltering at each cathode node reduces interference.
In addition, the average photo current is measured and used to adaptively bias the TIA
in order to extend its dynamic range (Section 6.3.4). This also provides a convenient test
signal to measure the photo current which can be used to assist during ber alignment.
The datapath of each channel consists of a TIA input stage and a MA. The latter is
composed of a single-ended to dierential (S2D) converter stage, three low gain high-
bandwidth gain stages and a 50Ω output buer. The TIA limits the total receiver band-
1Based on noise, NRZ-modulation, high ER. Optical sensitivity derived with typical photo diode responsivity
in Table 6.1.
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Figure 6.3: Architecture of a channel.
width. The MA is built with a larger bandwidth. This allows for higher TIA transimpe-
dance and better noise performance.
The MA is implemented dierentially, but is driven from the single-ended TIA. This
is a mainly due to the limited available area and noise requirements. A true dierential
TIA (driven single-ended by the photo diode) is more immune to common-mode interfer-
ence, but has up to
√
2 times higher input-referred noise (1.5 dB worse sensitivity) and is
twice as big as its single-ended version [18]. The single-ended TIA is more compact, but
sensitive to common-mode interference. Special measures are taken to reduce the impact.
Nonetheless, now a reference voltage is needed to drive the dierential MA such that the
outputs of the datapath are balanced. Although a small dummy TIA could be used, in this
implementation a slow control loop removes the dc oset between the dierential output
signals by adjusting the dc voltage at the inverting terminal of the S2D stage, thus provid-
ing a balanced dierential output signal. Measuring the output signals has the advantage
that osets in the MA are also compensated, in addition to providing dc balancing. As
shown in Section 6.5, a high-pass pole is created in the transfer function of the datapath.
In order to limit the power penalty due to baseline wander (Section 2.5.3), this pole should
be at low enough frequency. The balancing error ampliers are physically located outside
of the channel lanes, at the sides of the chip (Section 6.7). As such, area requirements
are relaxed somewhat. However, this requires long wires from outside of the lanes to the
inputs of the S2D stages. Noise interference through capacitive coupling is limited by
the low output impedance of the error amplier, while inductive coupling is reduced by
proper shielding of the wires [47].
Each channel is supplied by its dedicated 0V and 2V rails to reduce interchannel
crosstalk, in addition to deep trench isolation and the dierential topology (Section 2.5.4).
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6.3 Transimpedance Amplier
The TIA converts photo current to a voltage. It needs to be high-bandwidth and low noise
to obtain the required sensitivity (Section 6.1). As the rst stage of an amplier chain,
it dominates noise behavior of the entire receiver. Further requirements are sucient
dynamic range, low power consumption and small area. As explained in Section 6.2.1, the
TIA is single-ended.
Vo
Ii
IB1
IB2
Q0
Q1
Q2
RC
RF
VB
4.6mA
6.6mA
2mA 0.8mA
0.8mA
For Ii = 0, дm1 ≈ 220mS, дm2 ≈ 26mS
RF = 390Ω,RC = 70Ω, IB1 = 2mA, IB2 = 0.8mA
Figure 6.4: Simplied circuit diagram of the TIA.
A simplied circuit diagram is depicted in Fig. 6.4. It is a shunt-shunt feedback ampli-
er topology, providing both a low-impedance input and output node. Common-emitter
amplierQ1 and emitter followerQ2 make up the forward amplier, while feedback resis-
tor RF (together with the total input capacitance) represents the feedback path. Cascode
Q0 protectsQ1 from excessive collector-emitter voltage and reduces its Miller capacitance
contribution to the input capacitance. In addition, it provides a convenient low-impedance
input for current source IB1, which sources extra bias current to Q1. As will be shown in
Section 6.3.2.3,Q1 has large emitter area to reduce its base resistance and associated ther-
mal noise. This leads to increased base-emitter junction capacitance. In turn, this requires
higher bias current in order to reduce the transition time through the base and improve
high-frequency response. An extra current source is used as opposed to decreasing col-
lector resistance RC , which would lower the loop gain. Current sink IB2 not only biases
Q2, but also absorbs most of the input photo current Ii .
Conventionally, the output would be taken at Q2’s emitter. However, this would not
leave any headroom for the tail current bias source in the subsequent stage (Section 6.4).
Hence, Vo is located at the collector of Q0. The non-dominant pole of the loop gain is
located at this node (Eq. (6.16)), hence care must be taken to limit the capacitance.
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6.3.1 Large-signal Behavior
The TIA is self-biased. Assuming β ≈ ∞ (Section 1.3), the static large-signal behavior is
described by the following expressions:
VO = VBE0 +VBE2 − RF II (6.1)
IC1 =
VDD −VO
RC
(6.2)
IC0 = IC1 + IB1 (6.3)
IC2 = IB2 − II (6.4)
With VBEi ≈ 850mV and the values given in Fig. 6.4, this results in VO ≈ 1.7V when
II = 0. This is the maximum output voltage under incident current, as the photo current
is unipolar. Collector resistor RC determines, via feedback, the bias current of input device
Q1, hence the term self-biased.
When expressing2 VBEi ≈ Ut ln(ICi/Is0), it is possible to solve Eqs. (6.1) to (6.4) and
nd a closed-form solution for VO that involves LambertW functions [92]. Figure 6.5
graphically shows the result. IB2 determines the maximum input current, as predicted
by Eq. (6.4). In addition, VO decreases quite rapidly with increasing input current. This
poses a problem for the tail current source of the subsequent stage. The solution for these
problems is discussed in Section 6.3.4. The input/output curve is reasonably linear for
most of the input current range, which is due to the negative feedback. Its slope, the
transresistance, is ideally −(RF + 1/дm2), as will be shown in the following section.
Figure 6.5: Static input/output curve of the TIA (Is0 = 6.4 × 10−18 A, IB1 = 2mA, IB2 =
0.8mA).
6.3.2 Linear Model
In order to obtain design equations, a model based on the linearized circuit shown in
Fig. 6.6 is derived. The devices Q1 and Q2 are replaced by their transconductance. The
photo diode is replaced by its linear model (Section 2.6.2), ignoring its ohmic resistance for
now. Ci is the photo diode capacitance, whileC1 is the remaining capacitance at the input
2Ignoring the unequal emitter area of Q1 and Q2.
6.3 Transimpedance Amplifier 111
RF
ii
vo
RL
CL
дm1v1
дm2v2
v1
v2
Ci C1
C2
vx
vz
vy
Figure 6.6: Linearized equivalent circuit of the TIA.
node (input and Miller capacitance of Q0, ESD-protection and wire parasitics). Cascode
Q0 is ignored. CL and RL represent the total impedance to ground at the output. Initially,
the input capacitance of Q2, C2, will be included.
As the circuit employs negative feedback, it is natural to apply the general feedback
theorem (GFT) analysis (Appendix A). To avoid the more complex 2-GFT in this analytical
derivation, the circuit is further simplied by including the Miller-multiplied collector-
base capacitance of Q1 in C1. This ignores a feedforward zero, but—as the device is now
unilateral—reverse loop gain vanishes. In eect, an ideal injection point is created inten-
tionally such that the 1-GFT can be applied.
The input/output transfer function, input impedance and output impedance will be
determined next.
6.3.2.1 Input/output Transfer Function
The input-output transfer function H = vo/ii is decomposed as:
H =
vo
ii
= H∞DDn = H∞
1 + 1
Tn
1 + 1
T
(6.5)
The constituent terms are derived in the following.
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Ideal Transfer Function H∞ The ideal transfer function H∞ is a null double injection
calculation. It is the transfer function when the loop gain T becomes innite:
H∞ =
vo
ii
vy=0
(6.6)
= − *.
,
RF +
1
дm2
1 + sC2
дm2
+/
-
(6.7)
= −RF
1 + ωz
s
1 +
ωp
s
(6.8)
with
ωp =
дm2
C2
(6.9)
ωz = ωp
(
1 +
1
дm2RF
)
(6.10)
The input capacitance of Q2 introduces a pole-zero doublet in H∞. This has a negative
impact on settling time. Consider Eq. (6.7): when a step is applied to ii , the output rises
innitely fast toRF ii , followed by an exponential tail eventually settling on (RF +1/дm2) ii .
The pole frequencyωp approaches the transition frequency fT 2 ofQ2, such that, when the
device is appropriately biased,
H∞ ≈ −
(
RF +
1
дm2
)
(6.11)
= −R′F (6.12)
Q2’s emitter area is kept minimal to keep its input capacitance small. A bias current of
800 µAmakes fT 2 suciently large. In addition,C2 is bootstrapped to an even lower value
by the local feedback loop of the emitter follower and will be ignored in the following
sections.
Loop Gain T and Discrepancy Factor D As the circuit has been intentionally simpli-
ed to construct an ideal injection point, the loop gain equals the voltage loop gain. The
circuit diagram reveals two poles and no zeros:
T =
vy
vx
ii=0
=
T0(
1 + s
ω1
) (
1 + s
ω2
) (6.13)
with:
T0 = дm1RL (6.14)
ω1 =
1
R′
F
CT
(6.15)
ω2 =
1
RLCL
(6.16)
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Input pole frequency ω1 is determined byCT = Ci +C1, the total capacitance at the input
node, and the feedback resistor. The second pole frequency ω2 is created at the output
node of the common emitter amplier.
The discrepancy factor D = T /(1 +T ) can be written as follows, assuming T0 ≫ 1:
D =
1
1 + s
ωnQ
+
s2
ω2n
(6.17)
with the natural frequencyωn the geometric mean of the unity-gain frequency and second
pole of T, and the Q-factor given by:
ωn =
√
T0ω1ω2 =
√
дm1RL
R′
F
CTRLCL
(6.18)
Q =
√
T0ω1
ω2
=
√
дm1RLRLCL
R′
F
CT
(6.19)
For typical element values, the input pole at ω1 is dominant as it occurs at much lower
frequency than ω2 in the given topology. To provide sucient stability margin, the Q-
factor of D should be limited. Hence ω2 must be placed suciently above the unity-gain
frequency of T.
Null Loop GainTn, Null Discrepancy Factor Dn and Direct Transmission H0 It is
easily veried on the circuit diagram (Fig. 6.6) that, as long as C2 = 0 and Q1 is assumed
unilateral, Tn = ∞, Dn = 1 and H0 = 0.
Complete Decomposition It follows from Eqs. (6.5), (6.12) and (6.17) thatH is a second
order transfer function, with bandwidth and peaking determined by the input and output
pole of the loop gainT (Fig. 6.7). From the gure, it is clear that the peaking is only caused
by the loop gain.
Figure 6.7: Decomposition of the input/output transfer function H .
The 3-dB bandwidth of a second order system can bewritten as a function of its natural
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frequency and Q-factor (Fig. 6.8):
f3dB = fn
√
1 − 1
2Q2
+
√
1
4Q4
− 1
Q2
+ 2︸                                 ︷︷                                 ︸
α
(6.20)
Equivalently, given a xed gain-bandwidth product (GBW) fa (not unity-gain frequency):
f3dB = fa
α
Q
(6.21)
When Q =
√
2/2 (Butterworth lter) is imposed, a at frequency response is obtained
with minimal time-domain overshoot (4.3 %). Equivalently, f2 is placed at two times the
GBW ofT. In that case, Eq. (6.20) shows that the bandwidth of D, and hence ofH , is given
by the natural frequency, while Eq. (6.21) shows that the increase in bandwidth reaches a
maximum value of
√
2, compared to a single-pole system (or f2 at innite frequency).
Figure 6.8: Relative 3-dB bandwidth of a second order system given a natural frequency
(α ) or a xed gain-bandwidth product (α/Q), as a function of Q-factor.
Even with this bandwidth enhancement, the projected bandwidth of 16.6 GHz, in com-
bination with a high transimpedance and low input-referred noise, could not be reached.
Section 6.3.3 describes how inductive peaking is included to reach the design objective.
6.3.2.2 Terminal Impedances
For the sake of completeness, the port impedances will be derived. This is easy as the loop
gain has already been established (Eq. (6.13)), and only null double injections calculations
remain.
Input Impedance The input impedance Zi is found by injecting a current in, and mea-
suring the voltage across, the input node. Write the 1-GFT decomposition of Zi as:
Zi =
vi
ii
= H∞
T
1 +T
+
H0
1 +T
(6.22)
=
H0
1 +T
(6.23)
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Equation (6.23) holds as nulling vy to nd the ideal transfer function reveals H∞ = 0.
Indeed, ideally, the TIA is a perfect current sink. Equation (6.23) reveals the widely known
fact that negative feedback (with series injection) reduces the input impedance3 [93]. H0
is easily found on the circuit as the parallel combination of CT and R
′
F . Hence:
H0 =
vi
ii
vx=0
=
R′F
1 + sCTR
′
F
(6.24)
Output Impedance Similarly, the output impedanceZ0 is computed by injecting a cur-
rent in the output node and measuring the resulting voltage. Z0 is decomposed as:
Z0 =
vo
io
= H∞
T
1 +T
+
H0
1 +T
(6.25)
=
H0
1 +T
(6.26)
Once again, H∞ = 0: when vy is nulled, all current ow in CT , RF and дm2 is impeded.
Thus v2 and vo must be 0. Again, this conrms that negative feedback (parallel sensing)
reduces output impedance. Ideally, the TIA behaves as a voltage source. H0 is the parallel
combination of CL and RL :
H0 =
vo
io
vx=0
=
RL
1 + sCLRL
(6.27)
6.3.2.3 Input-referred Noise
The sensitivity of the receiver is partly determined by the input-referred noise of the am-
plier chain (Section 2.4). It is instructive to write the input-referred noise as a function
of circuit noise generators. The general method of noise calculation will be applied [85]:
the output contribution for each noise generator is calculated and mean-square summed
to obtain the output voltage noise power spectral density (PSD). The input-referred rms
current noise is obtained by integrating the output voltage noise PSD over the applica-
ble ‘system bandwidth’, taking the square root (thus obtaining the output-referred rms
noise voltage) and dividing by the ‘midband gain’ of the input/output transfer function.
The noise generators are assumed statistically independent. Furthermore, only the input-
referred noise current is considered as the source impedance is high (current source) such
that (conceptually) input-referred voltage noise is highly attenuated. An other way of
computing input-referred noise involves integration of the input-referred noise spectrum
in which noise bandwidths are chosen such that the result is identical with the general
approach [18].
It can be shown that the bulk of the circuit noise is generated by: shot noise due to
Q0’s collector current and thermal noise of the resistors RF , RL , RS and rB , the feedback
resistor, collector load resistor, source resistance (Section 2.6.2) and ohmic base resistance
of Q0. A number of secondary noise sources exist that can be ignored: among others the
base current shot noise (high β , see Section 1.3), noise generators of cascode device Q0
and emitter follower Q2, parasitic ohmic resistances in bipolars, icker noise and excess
noise in resistors or active devices and drain-referred thermal noise of the current source
3In fact, many well-known results derive cleanly from the GNT.
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IB1 (operates in very strong inversion for reduced дm ). Consider the PSD of the noise
generators4:
i2
nRL
∆( f )
=
4kT
RL
(6.28)
i2
nRF
∆( f )
=
4kT
RF
(6.29)
v2
nRS
∆( f )
= 4kTRS (6.30)
v2nrB
∆( f )
= 4kTrB (6.31)
i2
nIC1
∆( f )
= 2qIC1 (6.32)
in which k (1.38 × 10−23 J/K) and q (1.6 × 10−19 C) are the Boltzmann constant and ele-
mentary charge, respectively. The thermal noise current (voltage) PSD’s are inserted in
parallel to (in series with) the respective resistors, while the collector shot noise current
PSD is added in parallel with дm1. In a similar fashion as in the previous sections, the
(power) transfer function from each source to the output is computed and mean-square
summed. The output voltage noise PSD is:
v2on
∆( f )
≈
(
4kT
RL
+ 2qIC1
)
RL
1 + (2π f RLCL )2

1
1 +T

2
+
4kT
RF

RFT
1 +T

2
+ 4kTRS
R′F
RS
1
1 + 1
(2π f CiRS )2

T
1 +T

2
+ 4kTrB
(
1 + (2π f CiR
′
F )
2
) 
T
1 +T

2
+
v2
n,MA
∆( f )
(6.33)
in which the last term is the input-referred voltage noise of the MA and T = T (jω ) the
loop gain, evaluated on the frequency axis. The modications to the loop gain, expressed
by Eq. (6.13), by non-zero RS and rB are negligible. The midband gain is approximately
−R′F (Eq. (6.12)). Integrating Eq. (6.33), dividing by the (squared) midband gain and taking
the square root yields the input-referred rms noise current.
irmsn ≈
1
R′
F

∞∫
0
v2on
∆( f )
df

1
2
(6.34)
≈

∞∫
0
1
R′
F
2
v2on
∆( f )
df

1
2
(6.35)
A number of device parameter trade-os can be exposed by considering Eq. (6.33) for low
4This section uses the symbol T for absolute temperature in order to dierentiate from the loop gain T .
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frequencies. Then T ≈ дm1RL and:
v2on
∆( f )
≈
(
4kT
RL
+ 2qIC1
)
1
д2m1
+ 4kTRF +
4kT
RS
R′F
2

1
1 + 1
(2π f CiRS )2

2
+ 4kTrB +
v2
n,MA
∆( f )
(6.36)
Equations (6.35) and (6.36) show that input-referred current noise is optimized for high
RF : low generated noise, high gain, but lower bandwidth (Eq. (6.15)); high RL : low gener-
ated noise, but increased peaking (Eq. (6.16)); small RS : low generated noise; small rB : low
generated noise; high IC1: although generated shot noise increases, the squared transcon-
ductance induces a net noise decrease. rB small implies a big input transistor Q1, which
leads to increased transit time through the base and base-emitter capacitance (Eq. (6.15)).
This is countered by the extra current provided by IB1 (Fig. 6.4). The larger IC1 is also
benecial for noise. IB1 is implemented with a PMOS current mirror operating in very
strong inversion (low дm ) for optimally low drain-referred noise current.
6.3.3 Bandwidth Enhancement Through Inductive Peaking
Inductive peaking is a well-known technique to enhance the bandwidth of circuits [18,
94]. One could add an inductance in series with RC to resonate out the load capacitance
or even include T-coils [95]. In this design however, on-chip inductors or transformers
are precluded as channel area is limited (Section 6.1). Instead, the self-inductance of the
bondwires is employed to increase the bandwidth of the TIA input stage.
In this section the implications of bondwire inductance Lbw on the linear model de-
veloped in Section 6.3.2 and in particular the impact on stability will be studied. The
bondwire resistance and ohmic base resistance of Q1 will be lumped together as Rbw. Al-
though not rigorously correct, it does make the analysis simpler, while still obtaining
a useful result. Intuitively, the bondwire inductance and input capacitance constitute a
resonant tank, which is damped by Rbw. If the frequency, where both the inductive and
capacitive reactances cancel, is well-chosen, peaking occurs which results in bandwidth
enhancement.
Mutual coupling between the bondwires of the anode and cathode, which carry cur-
rent in opposite direction, reduces the eective loop inductance. This eectwill be ignored
and only the total self-inductance of both bondwires will be taken into account.
One can try to predict the bondwire self-inductance using a 3D eld solver. However,
the accuracy of the result depends on the validity of the 3D structural model. Furthermore,
the length of the bondwire has a major impact on the self-inductance and is unknown a
priori. For these reasons, the circuit will be checked for total bondwire lengths shorter
than about 1mm and the MA stages will be made digitally tunable to deal with this un-
certainty (Section 6.4). The following rule of thumb will be adopted: the self-inductance
of a bondwire is approximately 0.8 nH/mm [48]. This results in Lbw ≤ 1 nH.
Let’s consider the bondwire inductance and the ohmic series resistance as an extra
element Z in the circuit (Fig. 6.9):
Z = sLbw + Rbw (6.37)
The extra element theorem (EET) will be applied to the GFT decomposition of the TIA,
with Z = 0 as reference impedance.
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Figure 6.9: Bondwire inductance Lbw and resistance Rbw as extra element.
The following device parameters are used for the plots of the analytical expressions;
they have been determined from the operating point of the complete circuit: RF = 390Ω,
RC = 70Ω, Lbw = 600 pH, Rbw = 7Ω, Ci ≈ 115 fF, C1 ≈ 260 fF, CL ≈ 40 fF, дm1 ≈
220mS, дm2 ≈ 26mS. Ci is the photo diode capacitance. C1 includes the input and Miller
capacitance of Q1 and the capacitance of the bondpad ESD-protection diodes.
Impact of bondwire inductance on H∞ The EET decomposition of H∞ (condition
vy = 0) is written as:
H∞ = H∞,ref
1 + Z
Zn
1 + Z
Zd
(6.38)
H∞,ref is already calculated (Eq. (6.12)). Setting ii = 0, the driving point impedance is
easily seen to be Zd = 1/(sCi ). Likewise, settingvo = 0 impedes any current from owing
in RF , thus removing it from the circuit. Hence, the null driving point impedance Zn = ∞
and Eq. (6.38) can be written as:
H∞ =
H∞,ref
1 + s
ωn0Q
+
(
s
ωn0
)2 (6.39)
ωn0 =
1√
LbwCi
(6.40)
Q =
1
Rbw
√
Lbw
Ci
(6.41)
With the extra element included, H∞ now represents a second order system. These ex-
pressions are depicted in Fig. 6.10(a).
Impact of bondwire inductance onT Likewise, the loop gainT (condition ii = 0) can
be decomposed as:
T = Tref
1 + Z
Zn
1 + Z
Zd
(6.42)
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Tref has already been computed (Eq. (6.13)). For the driving point impedance, from vx = 0
follows vo = 0. Hence:
Zd =
1
sCi
+
(
1
sC1


R′F
)
(6.43)
which can be written as:
Zd =
1
sCeq
1 + ωz
s
1 +
ωp
s
(6.44)
with:
Ceq =
CiC1
Ci +C1
(6.45)
ωz =
1
R′
F
(Ci +C1)
(6.46)
ωp =
1
R′
F
C1
(6.47)
In a typical design, the pole and zero are reasonable close together and will be ignored:
Zd ≈ 1/Ceq (6.48)
The null driving point impedance is calculated by nulling the output of the transfer func-
tion under consideration (T, hence vy = 0). The only element left in the circuit is Ci ,
such that Zn = 1/(sCi ). In the resulting decomposition, both a complex pole-pair and a
complex-zero pair appear:
T = Tref
(
1 + s
ωnzQz
+
s2
ω2nz
)
(
1 + s
ωnpQp
+
s2
ω2np
) (6.49)
with:
ωnz =
1√
LbwCi
(6.50)
Qz =
1
Rbw
√
Lbw
Ci
(6.51)
ωnp =
1√
LbwCeq
(6.52)
Qp =
1
Rbw
√
Lbw
Ceq
(6.53)
Two adjacent resonant peaks, one downward and one upward, are introduced in the loop
gain, with ωnz < ωnp , as shown in Fig. 6.10(b). The downward peak coincides with the
upward peak in H∞: ωnz = ωn0.
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Stability Stability is checked on the Nyquist diagram of T (Fig. 6.10(d)). As the fre-
quency increases, a severe phase lead and lag is introduced in the phase characteristic
between the resonant frequencies ωnz and ωnp . The number of encirclements around the
critical point (−1, 0) is zero and equals the dierence between the number of zeros and
number of poles of the return dierence 1+T in the left hand-side plane (LHP) [96]. If one
assumes that the circuit that remains, when the feedback loop is killed is stable, then the
original circuit is stable. We conclude that the bondwire inductance does not signicantly
aect stability of the system, as no excess phase lag is introduced and the original phase
margin is barely changed.
(a) Impact on H∞ ≈ H∞,ref (1 + Z /Zd)−1. (b) Impact on T ≈ Tref (1 + Z /Zd)−1 (1 + Z /Zn).
(c) Impact on H ≈ H∞D . (d) Nyquist diagram of T .
Figure 6.10: Impact of bondwire inductance on the decomposition of the transfer function
of the TIA and Nyquist diagram of the loop gain.
Impact of bondwire inductance on D and H The impact of Lbw on the discrepancy
factor D of the GFT decomposition, through T, can also be calculated analytically. How-
ever, the resulting expressions are too complicated to be very useful for design purposes.
Figure 6.10(c) shows that the downwards peak inT at ωnz also appears in D and, as men-
tioned above, partially cancels the upwards peak in H∞ at ωn0. The resulting H exhibits
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maximum peaking between ωnz and ωnp , before rolling o with a third order slope. Note
that the peaking is not caused by insucient phase margin of T.
It is empirically established, that as long asQ ≫ 1 (Eq. (6.41)), an upper bound on the
3-dB bandwidth of H is given by the 3-dB bandwidth of H∞. From Eq. (6.20) and Fig. 6.8
follows:
f3dB,H < f3dB,H∞ ≈
1
2π
√
1 +
√
2
LbwCi
(6.54)
Equation (6.54) is used as a rough estimation for the obtainable bandwidth enhancement.
Simulation results
Spectre simulations for Lbw between 0 nH and 1 nH conrm Eq. (6.54), for Lbw ≥ 400 pH
(Fig. 6.11). This minimum inductance is easily obtained in practical bondwires. For lower
inductances, the peaking disappears and the bandwidth drops to approximately its single-
pole value (fa in Eq. (6.21)). For higher inductances, the bandwidth drops again as the
resonant frequency decreases. The phase margin is always higher than 58°.
For the given component values, Q ≈ 10.3 and Eq. (6.54) yields 29GHz. Simulations
without extracted layout parasitics give 25.6 GHz. With parasitics included, the bandwidth
drops to 20GHz. This illustrates that layout has a profound impact on performance of high
speed circuits and should be taken into account early on in the design ow.
Figure 6.11: Spectre simulation results of the bandwidth (and its upper bound) of the TIA
as a function of bondwire inductance.
6.3.4 Extending Dynamic Range By Adaptive Biasing
The dynamic range of the TIA is dened as the input current rangewhere a given specied
bit-error ratio (BER) is achieved [18] (Section 2.4). It is lower bounded by the sensitivity
limit and upper bounded by the overload limit. The sensitivity limit is partly governed by
the input-referred noise current and plays a role at low input currents. To a good degree,
it can be assessed with small-signal approximations. The overload limit is aected by a
multitude of non-linear eects (e.g. pulse-width distortion, jitter, asymmetric clipping)
which are the dominant eects at large input currents. Often, horizontal eye closure is
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observed. These eects are not captured by small-signal analysis and hard to characterize
in a comprehensive analytical fashion.
The following qualitative treatment describes three phenomena that reduce the over-
load limit in the topology of Fig. 6.4.
1. The output voltage Vo pushes bipolar cascode device Q0 in saturation for large
negative swings. In saturation, both the base-emitter and base-collector diode are
forward-biased. The base depletion region is lled with minority carriers. When
the swing reverses sign, it takes a certain amount of time to remove the charge. This
creates a tail in the output voltage, introducing ISI. This is resolved by choosing a
suitable cascode bias voltage VB .
2. The output voltageVo clips on the upper supply rail for large positive swings. This
cuts o cascode device Q0. The feedback loop is eectively killed and the instanta-
neous transimpedance and closed-loop bandwidth collapse. When the bias voltage
across RL is adequately high, this eect occurs outside of the specied input range.
3. Emitter follower Q2 goes into cut-o as soon as the input current exceeds the
current-sinking capability of the output stage of the TIA, also killing the feedback
loop. Indeed, the instantaneous collector current Ic2 (t ) ≈ IB2 − Ii (t ) (β ≫ 1).
The third eect can be mitigated by making the bias current of the emitter follower IB2
higher than the specied input current range. However, this unnecessarily increases
power consumption also at low input currents. Therefore the emitter follower will be
dynamically biased by adding the measured dc input current to IB2.
In addition, without any measures, the unipolar nature of the input current causes the
average output voltage of the TIA to decrease with increasing input current (Fig. 6.5). This
is undesirable, as the tail current of the subsequent S2D-stage (Section 6.4) must remain in
the active region for high output resistance and to limit base current of the current source
devices, which could upset the bipolar bias current mirror. This is resolved by preventing
that dc current ows in feedback resistor RF . Ac coupling is ruled out because of area
reasons. Instead the measured input dc current will be subtracted from the total input
current at the TIA input. Care is required to minimize the extra parasitics. This can be
regarded as a form of feedforward oset compensation [18]. Figure 6.12 illustrates the
concept. Ii is the dc content or average of the input current.
Principle of Operation
The average photo current is measured at the cathode terminal of the photo diode. A
typical PMOS current mirror comes to mind. However, this approach has a number of
problems:
• In order to limit the voltage drop across the diode-connected transistor, it should
be biased closed to weak inversion at the maximum expected photo current. This
results in very big transistors.
• The cathode of the photo diode should be biased closed to 3.3 V. The breakdown
voltage of the ‘high-voltage’ PMOS devices is 2.5 V (Section 1.3). This means that
extra care should be taken to protect the transistors.
• A non-cascoded current mirror might have too much systematic oset due to dif-
ferent drain-source voltage. Cascoding is not possible to limit the voltage drop.
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Figure 6.12: Adaptive biasing and feedforward oset compensation added to the TIA.
To avoid these issues, a solution is devised using two matched resistors across which the
same voltage is imposed. When the resistors are implemented in polysilicon, which are
deposed on top of thick eld oxide (in contrast with the very thin eld oxide under a MOS
transistor gate), much higher electrical eld strengths can be tolerated. This yields a much
larger breakdown voltage between resistor and substrate.
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Figure 6.13: Simplied circuit to measure the average photo current.
Figure 6.13 shows the simplied circuit diagram. The cathode of the photo diode is
connected to the 3.3 V supply via the decoupling lter formed by R1 and C . The voltage
drop across R1 is imposed across R2. If R1 = R2, equal currents ow in both resistors.
The feedback loop is essentially a two-stage amplier: single-stage opamp A drives the
common-emitter amplierQ0, R2. Three nominally identical output currents are provided
duplicating the common-emitter stage: one to monitor the average photo current and
two to adaptively bias the TIA (Fig. 6.12). The cascodes Q ′0, Q
′
1−3 protect the rail devices
from too high collector-emitter voltages and reduce the systematic mismatch between the
output currents (as well as increase the output resistance). The feedback loop is Miller-
compensated.
Photo current Ii is ltered twice to obtain Ii : once by the decoupling lter and once
by the closed-loop circuit. Capacitance C is mainly included to provide a low-impedance
source for the cathode. It is implemented as a metal-insulator-metal (MIM) device, placed
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on top of the circuit, with a shield, to limit silicon area. The value of R1−2 is determined
as a trade-o between voltage drop and lter pole frequency on one hand, and oset of
the loop on the other hand. The values were chosen as follows: R1−2 = 150Ω, C = 8 pF.
This limits the voltage drop to 450mV at an input current of 3mA.
The main ltering action is provided by the limited bandwidth of the closed loop,
which equals the unity-gain frequency of the loop gain, f0dB ≈ дm/Cc , in which дm is the
transconductance of the opamp. Note that, as the current in the common-emitter stage is
equal to the dc photo current, the dc loop gain is somewhat signal-dependent. It follows
that the accuracy is degraded at low input currents. This is however not a problem for
the intended application.
Internally, the opamp consists of a bipolar NPN dierential pair with NMOS tail cur-
rent source and low-swing cascoded PMOS mirror load. Bipolar transistor Q0 is isolated
from the input stage with an NMOS source follower. The high-side voltage sensing, up to
3.3 V, demands for level-shifting at the inputs of the dierential pair to protect the active
input devices. This is implemented with diode-connected bipolar transistor strings.
6.4 Main Amplier and Output Buer
The task of the main amplier (MA) (together with the output buer) is to amplify and
limit the output voltage of the TIA such that, at the output of the receiver, a voltage with
a well-dened output amplitude appears (for input signals above sensitivity levels). This
allows subsequent circuitry (e.g. clock-and-data recovery (CDR)) to process the receiver’s
output without further amplication. The specied target is 300mV dierential peak-to-
peak, but the output buer is designed with some extra margin for 400mV, which is a
typical value in current-mode logic (CML).
The MA consists of a single-ended to dierential (S2D) stage and three gain stages.
The S2D stage is very similar to a gain stage and will not be discussed separately. The
stages have high bandwidth, such that the performance of the entire datapath is limited
by the TIA input stage. To provide a high common-mode interference rejection ratio (to
limit, a.o. crosstalk, see Section 2.5.4), they are implemented fully dierentially. The stages
are dc coupled and programmable (see Section 6.3.3). Noise is less important, as the TIA
dominates input-referred current noise (Section 6.3.2.3).
Each stage of the main amplier is identical, but can be separately tuned using ded-
icated digital control signals. Usually, simple resistively loaded dierential pairs with
emitter followers are sucient for this task. However, the available supply voltage of 2 V
(Section 6.1) is too low to allow for an extra base-emitter drop (around 900mV) while
keeping the tail current sources of the subsequent stage inside the active region. The re-
sulting drop in output impedance of the tail current source would harm common-mode
rejection and increase mismatch in the bias current mirror. Nonetheless, it is possible to
retain the benecial eect of the emitter follower’s local negative feedback—a low output
impedance—by employing (a variation of) a Cherry-Hooper stage [97]. In this way, de-
coupling between the stages is obtained (at least for frequencies where the local loop gain
is high).
The simplied circuit diagram of aMA stage is depicted in Fig. 6.14. A transimpedance
amplierQ2, RF , RL is the load of a transconductorQ1. It presents a low output impedance
to the following stage. In addition, it also presents a low input impedance to the transcon-
ductor. The lack of high-impedance nodes allows for high bandwidth, while still reason-
ably high gain is obtained. Bias sources IB3 source a part ofQ1’s bias current IB1, limiting
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Figure 6.14: Simplied circuit diagram of a main amplier stage.
the current through RL . This avoids saturating Q2 and keeps the dc level of the output
nodes high enough to allow dc coupling. Fixed resistive and capacitive emitter degen-
eration (RE and CE ) is used to create peaking in the input-output transfer function, in-
creasing the bandwidth. Furthermore, NMOS transistor M1 acts as a variable resistance
that changes the low-frequency degeneration and hence programs the gain (traded with
bandwidth) of the stage.
It is instructive to rst isolate and analyze the TIA load. Only the low-frequency
behavior will be discussed. High-frequency behavior is similar to themodel of the receiver
input TIA stage developed in Section 6.3.2.
Analysis of the Single-transistor Shunt-Feedback TIA
Consider a resistor in the feedback path of a single transistor resistively loaded amplier
stage. The low-frequency small-signal equivalent circuit diagram is shown in Fig. 6.15.
The transistor is considered unilateral with innitely high input impedance. This simple
three-element circuit looks deceptively simple. However, the lack of any buers intro-
duces coupling between all elements. The GFT analyzes this circuit in an elegant fashion;
the single test signal injection is indicated in the gure.
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Figure 6.15: Small-signal equivalent low-frequency circuit of a single-transistor shunt-
feedback TIA and 1-GFT test signal injection.
Input/Output Transfer Function The given assumptions yield an ideal injection
point. The 1-GFT decomposition of the input-output transfer function H = vo/ii is:
H∞ =
vo
ii
vy=0
= −RF (6.55)
T =
vy
vx
ii=0
= дmRL (6.56)
Tn =
vy
vx
vo=0
= −дmRF (6.57)
and
H0 =
H∞T
Tn
= RL (6.58)
The closed-loop gain follows:
H = −RF
дmRL
1 + дmRL
+
RL
1 + дmRL
(6.59)
≈ −RF + 1
дm
(6.60)
Forward transmission through the feedback resistor produces the second term in
Eq. (6.59). Even for high loop gain, the maximal transresistance is not obtained, as
Eq. (6.60) shows.
Input and Output Resistance As in Section 6.3.2.2, the input and output resistances
are easily calculated as:
Ri =
H0
1 +T
=
RF + RL
1 + дmRL
(6.61)
Ro =
H0
1 +T
=
RL
1 + дmRL
≈ 1
дm
(6.62)
in which T is given by Eq. (6.56) and H0 is calculated in the context of the respective
expression.
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6.4.1 Large-signal and Small-signal Behavior
It is dicult to obtain an analytical solution for the input-output characteristic of a MA
stage, as a set of transcendental expressions appears when writing down the nodal equa-
tions. Therefore, a more qualitative discussion will explain the large-signal behavior.
The dierential output current is the sum of the (dierential) output current of the
transconductor and the inverting (dierential) output current of the TIA5:
Iod = 0.5 (Iop − Iom ) (6.63)
= I2d − I1d (6.64)
in which I1d = 0.5 (I1p − I1m ) ranges from −IB1 to IB1 and similar for I2d . IB3 is a common-
mode current and does not enter Iod . The dierential output voltage is:
Vod = 2IodRL (6.65)
The internal dierential voltage gain from the input of the transconductor to the input
of the TIA load is the input transconductance times the load input impedance. Let vid =
vip −vim and vxd = vxp −vxm , then with Eq. (6.61):
Hv =
vxd
vid
= Gm1
RF + RL
1 + дm2RL
(6.66)
Gm1 ≈ дm1/(1+дm1RE ) is the eective transconductance of the input stage. WhenHv > 1
and for increasing input voltage, the output current of the TIA I2d increases faster than I1d
and is completely steered to one side before the transconductor is completely switched.
Hence Iod initially increases until I2d saturates to IB2, then decreases again until IB1 is
completely steered to one side. Clearly this inversion is undesirable behavior. It can be
avoided by ensuring Hv ≤ 1 and IB2 ≥ 2IB1 [98]. The rst condition guarantees that, for
increasing input voltage, I1d saturates rst (to IB1) before I2d does. The second condition
makes sure that Iod never changes polarity (Eq. (6.64)). This is illustrated with the dc
transfer characteristics of the MA stage, shown in Fig. 6.16 for dierent values of the ratio
IB2/IB1. Under those conditions, the dierential peak-peak output swing is:
Vod = 2(IB2 − IB1)RC (6.67)
The low-frequency dierential voltage gain of the stage can be written as the eective
input transconductance times the transresistance of the TIA. Using Eq. (6.60):
H =
vod
vid
≈ Gm1
(
RF − 1
дm2
)
(6.68)
≈ Gm1RF (6.69)
in which the approximation holds for д−1m2 ≪ RF . The gain is independent of IB3.
Ideally, the output common-mode level can be written as:
Voc = VDD − RL
(
IB2
2
+
IB1
2
− IB3
)
(6.70)
5The following denitions are used [18, 86]: at a port of a dierential circuit, the dierential voltage and
current are dened as Vd = Vp −Vm and Id = 0.5(Ip − Im ). The common-mode voltage and current are given
by Vc = 0.5(Vp +Vc ) and Ic = Ip + Im .
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Figure 6.16: Transfer characteristic of a MA stage for Hv ≤ 1 and dierent values of the
ratio IB2/IB1.
Equations (6.69) and (6.70) show that the common mode output level can be increased
independently from the gain, by adding IB3 > 0, to enable dc coupling of the stages.
In a similar fashion as in Section 6.3.2, a high-frequency model can be developed for
the MA stage. This model, however, is more complex as for the receiver TIA as no buer
is present in the TIA load of the MA. In addition, the frequency dependent emitter de-
generation of Q1 introduces frequency peaking in the transfer function, extending the
bandwidth. This model will not be discussed further.
6.4.2 Simulation Results
In the nal design of the MA stage, IB2 = 2IB1. Triode MOS transistor M1 is sized to
have a minimum on-resistance of 20Ω. With the device parameters indicated in Fig. 6.14,
Hv ranges between 0.35 and 0.64, while H ranges between 1.8 and 3.4. The gain of the
complete MA, including output buer (Section 6.4.3), is programmable between 8 and 63
times (18 dB to 36 dB), with bandwidth between 21GHz to 40GHz.
6.4.3 Output Buer
The output driver is a cascoded bipolar dierential pair. Internal 50Ω collector resistors
provide termination and are matched to the characteristic impedance of the on-board
transmission lines, as in CML stages [99]. The bias current can be programmed be-
tween 8mA and 10mA for a maximal dierential peak-to-peak output swing of 400mV
to 500mV. The cascodes protect the input devices and, although the voltage gain is not
high to begin with, reduce the Miller capacitance somewhat. Frequency-dependent emit-
ter degeneration provides a small amount of peaking to increase the bandwidth of the
stage.
6.5 Balancing Loop
As the dierential MA is driven from the single-ended TIA, a scheme is required to steer
the unused input to the dc voltage needed to balance both output signals. In this work,
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as explained in Section 6.2.1, the entire main amplier including the output driver is en-
closed in a feedback loop. This feedback approach also compensates the oset of the main
amplier, in addition to the balancing action. A drawback is that it introduces an inverting
pole (high-pass action) in the closed-loop transfer function of the datapath. This poses no
problem as long as the pole is placed low enough to limit the power penalty (Section 2.5.3).
6.5.1 Principle of Operation
Vref
main amplier and output driver
Vop
Vom
Vi
A
G
(a) Principle.
main amplier and output driver
Vop
Vom
Vi
A(s)
G
(b) Simplication for Vref = 0.
Figure 6.17: Operation of the balancing loop.
Conceptually, the average of both outputs is subtracted and compared to a desired
voltageVref, see Fig. 6.17(a). Amplier A provides loop gain. HereVref = 0. As the feedback
system is completely linear, it can be simplied as shown in Fig. 6.17(b). Amplier A is
now approximately an integratorA(s ) and carries out the comparison, averaging and loop
compensation:
A(s ) =
A0
1 + s
ωA
(6.71)
Consider the graphical construction of the closed-loop gain H = (vop −vom )/vi = vod/vi
in Fig. 6.18. For our intents the transfer function of the MA can be reduced to a simple
gainG0 = G (0) as only low-frequencies are of concern. This is not exactly true, as will be
explained in Section 6.5.1.1.
Neglecting direct forward transmission, H can be written as (Appendix A):
H (s ) = H∞
T (s )
1 +T (s )
(6.72)
with:
H∞ (s ) =
1
A(s )
(6.73)
T (s ) = G0A(s ) (6.74)
Clearly,H∞ represents (almost) an ideal dierentiator. This corresponds with the intuitive
notion that dc is removed from the output signalvod . An inverted pole is introduced in H
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at the gain-bandwidth product of the loop gain via the discrepancy factor D. H becomes:
H = G0
1 + ωz
s
1 +
ωp
s
(6.75)
ωz = ωA (6.76)
ωp = G0A0ωA (6.77)
The inverted pole depends on the gain of the MA. Care is needed to ensure a low enough
pole frequency even at maximum gain to limit the power penalty (PP) due to baseline
wander (Section 2.5.3).
Figure 6.18: Construction of closed-loop transfer function of the balancing loop.
The nite dc loop gain determines the static error: some dc oset between both out-
puts will remain. In addition, the previous calculation has ignored the oset of A itself.
When a small voltage oset vOS is inserted in series with the non-inverting terminal of A
and taken as input, the output is easily calculated to be, for innite loop gain:
H ′∞ =
vod
vOS
= 1 (6.78)
Hence, the residual oset between the outputs is lower-bounded by the input-referred
oset of the amplier A.
6.5.1.1 Clipping Nature of the Main Amplier
It should be noted that the system is inherently non-linear for large enough signals be-
cause of the limiting nature of the MA. The impact could be analyzed by applying non-
linear analysis techniques such as describing functions, as was done in Section 3.2.3. How-
ever, a less rigorous explanation will be given. When the MA starts to clip, the instan-
taneous loop gain is reduced momentarily. Averaged over time, this results in reduced
GBW of the loop and hence lower eective closed-loop pole frequency than predicted by
Eq. (6.77). In this application, this eect is not harmful. As long as the resulting loop gain
is high enough, small osets of the MA are still compensated.
6.5.2 Implementation
For a penalty of 0.2 dB based solely on baseline wander, a data rate of 25Gb/s and a
maximum run length of 31 bits, the pole frequency can be calculated (Section 2.5.3) as
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fp ≈ 6MHz. This would be the value at maximumMA gain ofG0 = 36 dB. It follows from
Eq. (6.77) that the gain-bandwidth product of the amplier A must be below 100 kHz.
This requires either low input-stage transconductance or a high compensation capaci-
tance. The former case is detrimental for input-referred oset and dc loop gain, while
the latter is costly in terms of silicon area. This problem is elaborated on in Section 5.4
and Appendix B, where an even slower amplier is required.
For this optical receiver, a single-stage amplier with parallel compensation was cho-
sen. The topology is a degenerated bipolar NPN dierential pair with MOSFET folded
cascode load. The bipolar dierential pair is chosen as it has inherently less input-referred
voltage oset compared toMOS transistors [29], even thoughmuch of the oset has trans-
ferred to the degeneration resistors. For this reason those are sized physically big. Ad-
ditionally, bipolar transistors suer less from icker noise (which could be perceived as
low-frequency modulated oset) [100].
Compared to a simple mirror load, the folded cascode is more symmetrical and has
higher output resistance, which is benecial for input-referred oset and gain. As is com-
mon in a dc-optimized amplier, the rail devices operate in strong inversionwith long gate
length, while the cascode devices operate in moderate inversion with smaller gate length
as they do not contribute signicantly to input-referred oset and gain is still suciently
high.
An output PMOS follower brings the output range inside the input range of the rst
stage of the MA (Section 6.4). The follower’s bias current source provides sucient cur-
rent sourcing capability, even in case the bipolar input transistor of the rst stage of the
MA would enter saturation. This is needed because as soon as the follower would go into
cut-o, the loop would be killed.
Simulation Results
Figure 6.19: Simulated GFT decomposition of the closed-loop transfer function of the
MA including balancing loop.
A simulated GFT decomposition of the closed-loop transfer function of the MA, pro-
grammed at medium gain, is depicted in Fig. 6.19. This validates the model developed in
the previous section. The inverted pole is at approximately 1.2MHz, while the dc loop
gain is over 100 dB.
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The 3-sigma input-referred oset voltage (random and systematic) of the amplier is
smaller than 10mV, a value deemed sucient for this application.
6.6 Peripheral Circuits
Several important building blocks such as a bandgap reference voltage generator and bias
current distribution tree are included in the nal chip. In addition, test structures and test
signal multiplexers are provided to examine certain internal signals. Finally, a digital SPI
interface and several registers allow to program the channels and test functions. These
blocks will not be discussed further.
6.7 Experimental Results
The receiver was fabricated in the 130 nm SiGe BiCMOS technology described in Sec-
tion 1.3. Figure 6.20 shows the die micrograph. Each channel occupies 250 µm × 800 µm
(including bond pads), with an additional 210 µm × 310 µm for each balancing loop error
amplier (Section 6.5), located at the left at and right edges of the chip. The compen-
sation capacitors of the balancing loop are clearly visible. The total die size measures
2400 µm × 800 µm. The channel pitch is 250 µm, equal to the photo diode array pitch.
Channels 1 and 4 are in the outer lanes, while channels 2 and 3 occupy the middle ones.
Figure 6.20: Photograph of the optical receiver array.
A detailed photograph of a channel is depicted in Fig. 6.21. Each channel is isolated by
deep trenches (Section 2.5.4). The TIA and adaptive biasing circuits are located close to the
input bond pads. The gain stages and output driver make up the bulk of the channel and
have a highly symmetrical layout to minimize systematic oset and retain high common-
mode rejection. Supply decoupling capacitors delineate the datapath.
The naked receiver die was not packaged, but bonded directly to the test board. For
the various tests, two types of assemblies were built, with dierent photo diodes. This was
due to delays in manufacturing of the intended photo diode. All outputs are ac coupled
to the subsequent instruments.
On average, the receiver consumes 77mW per channel. On all samples, the dc oset
between the outputs of a channel is smaller than 10mV.
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Figure 6.21: Detailed photograph of a channel.
6.7.1 Impact of Bondwire Inductance
An assembly was built without attached ber array (Fig. 6.22, inset). Manual alignment
with a positioner is required to couple incident light. The die is placed in a cavity in order
to reduce bondwire inductance, in particular of the ground bondwires. Transmission lines
fan out radially from the chip to SMP connectors (Fig. 6.24). The photo diode array is
placed at an angle compared to the die. Hence the channels have increasingly longer
input bondwires and higher associated bondwire inductance. Channel 1 has the shortest
bondwire, while channel 4 has the longest. Note that the bondwires of channel 3 and 4
are crossed, to make the photo diode array compatible with the receiver layout.
Figure 6.22: Small-signal optical-electrical measurements as a function of bondwire
length, normalized to the magnitude at 1 GHz.
Optical-electrical S-parameters measurements were performed on each channel using
an Agilent PNA-X network analyzer with a lightwave component analyzer (LCA) mod-
ule. Figure 6.22 depicts S2,1, transmission from optical input to electrical output, for each
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channel, normalized to the magnitude at 1 GHz. Although the 3-dB bandwidth is hard to
determine exactly due to nature of the measured data, the trends predicted in Section 6.3.3
can be observed, albeit that the absolute value of the bandwidth is lower. This is attributed
to: the simple model used for the analysis, impact of output bondwires (which create a
low-pass lter), inuence of assembly, photo diodes and connectors. For the lowest induc-
tance (channel 1), peaking is not sucient to obtain sucient bandwidth. As bondwire
inductance increases, the natural frequency shifts down until a sweet spot is hit weremax-
imum bandwidth extension occurs (channel 2). Further increase of bondwire inductance
reduces the bandwidth again (channels 3 and 4).
6.7.2 Adaptive Biasing
The adaptive biasing of the TIA (Section 6.3.4) was tested on a similar board as used in Sec-
tion 6.7.1. PRBS 231 − 1 NRZ data was applied at increasingly higher optical powers using
an erbium doped ber amplier (EDFA). The bit rate was limited to 22.5 Gb/s due to limi-
tations of the pattern generator in the test setup at the time of measurement. Figure 6.23
shows the measured dierential output eye diagrams without and with adaptive biasing.
The dierential output amplitude is 400mV peak-peak. As explained in Section 6.3.4, hard
non-linearities in the TIA cause horizontal eye closure and increased jitter. This is clearly
observed for the cases i
pp
PD = 600 µA and i
pp
PD = 1000 µA. For even higher input currents,
i
pp
PD = 2040 µA and i
pp
PD = 2940 µA, the receiver fails to produce an output. This is partly
caused by limiting eects in the TIA and partly due to the lower dc voltage at the TIA
output, which decreases beyond the output range of the balancing loop error amplier
(Section 6.5). As a result, the loop gain of the balancing control loop drops and the data-
path becomes permanently unbalanced.
Figure 6.23: Eye diagrams at various input currents without (left) and with (right) adap-
tive biasing at 22.5 Gb/s.
With adaptive biasing enabled, the eye is restored in all cases, as the TIA is now able
to sink all input current without cutting o its output emitter follower. In addition, the dc
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voltage at the TIA output is kept reasonable xed. However, the eect of clipping to the
supply rail and saturation of the cascode device now become apparent, in particular for the
highest input current. Eventually the eye will close again. This could not be measured as
no sucient optical power could be generated. From the eye diagrams, it can be inferred
that the dynamic range is suciently high.
6.7.3 Sensitivity
To measure the BER performance, an assembly including an attached ber array was
built (Fig. 6.24, detail in Fig. 6.25). Another type of photo diode array was used, who’s
pinout corresponds with the chip layout, such that no cross-bonding is required. The
photo diode responsivity is 0.41A/W, while its capacitance and series resistance is 115 fF
an 10Ω, respectively. Alignment is xed and cannot be changed. The ber array is held
in place with an aluminium structure. Incident light couples to the photo diode array
perpendicularly. Next to the die, discrete decoupling capacitors are visible.
Figure 6.24: Photograph of the assembly with xed ber array.
Isolated Channel Performance Measured dierential output eye diagrams are shown
for all channels in Fig. 6.26. All but the measured channel are dark. Input data is PRBS
231 − 1 NRZ, with extinction ratio and rms jitter of 14 dB and 950 fs, respectively. Aver-
age input photo current is 100 µA. The equipment used was an Agilent 86117A sampling
oscilloscope with an Agilent 86107A precision time base module to reduce jitter. All eyes
are clearly open. The dierential output amplitude is 400mV peak-peak, while rms jitter
amounts to 1.8 ps for channels 2–4. Channel 1, however, is somewhat noisier. The reason
is a lower amount of power supply decoupling capacitance on the die for channel 1, as
some of its area has been sacriced for on-chip test structures. The eye diagrams sug-
gest a high signal-to-noise ratio (SNR) for channel 4, followed by channel 2 with channel
3 marginally worse. Unfortunately, after the eye diagram measurements, the ber and
photo diode of channel 4 misaligned, reducing the optical coupling to virtually nothing.
As a x would have required dismantling the assembly, further measurements on channel
4 were not pursued.
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Figure 6.25: Detail of the receiver and photo diode array. Fiber and photo diode array
are at the bottom of the picture, output traces at the top.
Figure 6.26: Measured eye diagrams of channel 1–4, average photo input current 100 µA.
The BER has been measured using an SHF 12100B pattern generator and SHF 11100B
error analyzer using an o-the-shelf transmitter at 25Gb/s. The extinction ratio and rms
jitter of the optical input signal was 14 dB and 950 fs, respectively. Figure 6.27(a) shows
the BER curves of channel 1–3 for a NRZ PRBS 27 − 1 input signal at 25Gb/s. Channel 2
and 3 show an optical sensitivity of −11 dBm and −10.9 dBm (electrical sensitivity 65.1 µA
pp and 66.7 µA pp) at a BER of 10−12, respectively. In line with expectations, channel 1
infers an extra penalty of 1 dB due to lower power supply decoupling.
Figure 6.27(b) shows the BER for a NRZ PRBS 231 − 1 data pattern at 25Gb/s data rate.
Compared to PRBS 27 − 1, channel 2 and 3 infer a power penalty of 0.7 dB (electrical sen-
sitivity 76.5 µA pp and 78.3 µA pp) while the penalty for channel 1 is 2.4 dB (electrical
sensitivity 143 µA pp). Also measured, but not shown, is the BER for a PRBS 215 − 1 pat-
tern. The results are similar to the results of PRBS 231 − 1. The penalty for longer pattern
lengths is caused by the low-frequency high-pass pole in the datapath, introduced by the
balancing control loop (Section 6.5). The bigger penalty for channel 1 indicates increased
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inuence of the reduced supply decoupling at longer pattern lengths. Hereafter, further
measurements on channel 1 are not presented.
Channel 1
Channel 2
Channel 3
(a) PRBS 27 − 1 NRZ. (b) PRBS 231 − 1 NRZ.
Figure 6.27: BER performance of channel 2–4 at 25Gb/s NRZ.
Figure 6.28: BER performance of channel 2 and 3 at 25Gb/s PRBS 27 − 1 and PRBS 231 − 1
optical duobinary (ODB).
Duobinary Performance In addition to NRZ modulation, an optical duobinary (ODB)
(Section 2.3) back-to-back link has beenmeasured, with the transmitter described in [101].
The photo diode acts as an intensity detector. The extinction ratio and peak-to-peak jitter
were 9 dB and 13 ps, respectively. Figure 6.28 depicts the performance of channel 2 and
3 for 25Gb/s PRBS 27 − 1 and PRBS 231 − 1. For PRBS 27 − 1, sensitivity is −10 dBm and
−9.5 dBm for channel 2 and 3, respectively, indicating a power penalty of 1 dB to 1.4 dB
as compared to NRZ signaling. An extra penalty of 2 dB is measured for PRBS 231 − 1.
The degradation, particularly pronunciated for the longer data patterns, is caused by the
V-shaped eye opening typical for duobinary encoding and non-perfect timing in the trans-
mitter, in combination with limited total system bandwidth.
Crosstalk Crosstalk measurements are presented in Table 6.3 for channel 2 attacked by
channel 3 and vice versa, for a 25Gb/s PRBS 231 − 1 data pattern. The BER performance
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degradation is shown for an aggressor input power 5 dB and 8 dB higher than the sensi-
tivity of the victim channel. In spite of the small channel pitch of 250 µm, only a penalty
of 0.5 dB is observed for the +5 dB attacker. This is mainly attributed to inductive cou-
pling between the bondwires of the adjacent channels, as the die substrate is high-ohmic
and various on-chip isolation measures have been taken (Section 2.5.4). The extra penalty
for the +8 dB attacker is a mere 0.1 dB. This can be explained by recognizing that, even
though there is a twofold dierence in input powers, in both cases the back-end stages of
the attacking channel are limiting. Hence, the extra degradation must be caused by the
front-end stages, in which the signals are smaller to begin with. Due to limitations of the
test setup, no measurements could be performed with two adjacent aggressor channels.
victim aggressor +5 dB +8 dB
ch. 2 ch. 3 0.5 dB 0.6 dB
ch. 3 ch. 2 0.5 dB 0.6 dB
Table 6.3: Power penalty due to crosstalk, 25Gb/s PRBS 231 − 1.
6.8 Conclusion
A 4 × 25Gb/s optical receiver array with small area footprint has been presented. The
design and implementation has been discussed in detail, with emphasis on the TIA input
stage andMA stages. Bandwidth enhancement through inductive peaking, dynamic range
extension with adaptive biasing and the balancing control loop have been elaborated on.
Themeasurements show that the tight integration pitch of 250 µm is feasable. The receiver
shows a good sensitivity of −10.3 dBm for PRBS 231 − 1 NRZ at low power consumption of
77mW per channel. Furthermore, the power penalty due to crosstalk has been presented,
as well as results for optical duobinary modulation.
The experience gathered during the design of this receiver has been used to maxi-
mum extent during the design of the linear datapath for the automatic gain control (AGC)
system described in Chapter 5, as well as in other follow-up projects within the group.
Chapter 7
Conclusion
The research described in this dissertation is divided into two parts, both of which are
related to high-speed optical receivers. This nal chapter highlights the important results
of the research. Suggestions for future work are given where possible.
7.1 Event-driven AGC for Linear Optical Receiver
Arst, important part of the research focused on the conception, modeling and implemen-
tation of an event-driven automatic gain control (AGC) system in a high-speed optical lin-
ear receiver for multilevel modulation formats (Chapters 3 to 5). A general feedback AGC
system in continuous-time was analyzed. It was shown that in order to obtain constant
settling time of the closed-loop system with a xed integrator in the loop, the variable
gain amplier (VGA) transfer curve must be exponentially dependent on its control sig-
nal and a logarithmic amplier must be included in the loop. As the VGA constitutes
the multistage datapath of a linear optical receiver, it requires controlled frequency re-
sponse and in particular limited time-domain overshoot across the gain range, to enable
reliable reception of multilevel modulation formats. It has been argued that this control
is hard to achieve with fully analog building blocks. Therefore, an event-driven digital
approach was proposed as an extension of the continuous-time system. A quantizer and
look-up table (LUT) were inserted in the loop and the frequency response of the VGA
was made digitally programmable. The quantizer converts the amplied loop error sig-
nal to a digital code word, which serves as an index in the LUT. The latter subsequently
changes the frequency response of the VGA for each code word. While this approach
considerably simplies the design of the datapath, it also introduces limit-cycling in the
closed-loop system. This phenomenon has been analyzed using describing functions, a
non-linear analysis technique. In order to avoid these limit cycles, a window comparator
is introduced to detect whether the detected output amplitude is within an allowed range.
A system-level model of the proposed approach was developed in Chapter 3, while
design on the system level, based on the top-level specications of the receiver, has been
discussed in Chapter 4. In Chapter 5, the implementation of the various building blocks
is presented in detail along with experimental results which conrm the validity of the
idea. The implemented functionality is not limited to the AGC system only: the realized
chip is highly congurable and can be reprogrammed (on-the-y) for dierent scenarios.
The performed research suggests multiple possible topics for further study:
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• Development of a high-speed accurate peak detector. The output voltage of the
implemented detector equals themean absolute value of its dierential input. While
this function is performed adequately up to very high speed, the detector output
depends on the signal shape. An ideal peak detector is both fast and accurate and
detects the true peak-to-peak amplitude, regardless of signal shape.
• Reduction of area footprint by simplication on the system level. It should be pos-
sible to combine certain blocks, e.g. the detector, transconductor and logarithmic
amplier using a clever topology, hence reducing silicon area.
• Automatic calibration of the datapath and loading of the LUT, going a step further
with the digitally-assisted approach. At start-up, or periodically, an intelligent digi-
tal algorithm could perform calibration of the datapath by injecting a known signal
and measuring the detector output, thereby automatically lling the LUT with the
most appropriate settings (gain, bandwidth, peaking). This is facilitated by a better
detector.
• Application of the event-driven approach to a feedforward AGC architecture or
burst-mode receiver.
The topology is already being used in new receiver designs in the context of follow-up
European FP7 projects in the group, such as “Distributed Core for Unlimited Bandwidth
Supply for all Users and Services” (Discus) and “Photonics for High-performance, Low-
Cost & Low-energy Data Centers, High Performance Computing Systems” (PhoxTrot).
7.2 Multichannel Optical Receiver
A second part of the research involved the development of a four-channel 4 × 25Gb/s
limiting optical receiver for non-return-to-zero (NRZ) modulation. The main design chal-
lenges were the high data rate, low power consumption and small channel area footprint
due to tight integration demands with the photo diode array. Chapter 6 presented the
basic architecture and several key building blocks were discussed in detail. Emphasis was
put on the transimpedance amplier (TIA) input stage and themain amplier (MA) stages,
which were discussed in detail. Bandwidth extension through inductive peaking with the
bondwire inductance has been presented, as well as dynamic range extension with adap-
tive biasing. Furthermore, the balancing control loop has been elaborated on. Finally,
experimental results conrm the feasibility of the approach.
The vast experience and knowledge gathered during the design of this multichannel
receiver has impacted all subsequent optical receiver designs in the group. A particular
example is the datapath of the linear optical receiver, used in this work as the VGA in the
AGC system.
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Appendix A
Summary of the General
Network Theorem
The organization of the problem comes from
within ourminds and feedback is present only
if we perceive a closed chain of dependency.
Samuel J. Mason, 1953
During the analysis and design of a circuit, various small-signal analyses are used
to study and verify linear circuit behavior, next to other types of analyses which expose
non-linearities. Rather than examining full-blown transfer functions from input to output,
additional insight can be gained by using several simpler lower-level transfer functions,
each portraying a subset of the circuit properties—a divide-and-conquer approach. The
general network theorem (GNT) or dissection theorem (DT), having a solid theoretical
foundation, provides exact solutions for these lower-level transfer functions for any linear
circuit, simple or complex.
The key to developing a useful hand model of a circuit is in simplifying the circuit
to such an extent that the expressions involved become easy enough to calculate, yet still
adequately expose the circuit innardswhile presenting this information in amanner useful
for design. This is the principle of design-oriented analysis (D-OA), in which expressions
appear in low-entropy form, not merely as a convoluted collection of symbols [32, 102,
103]. Conform to this mindset, the GNT, as an alternative to brute-force nodal or mesh
analysis, decomposes a potentially complex transfer function into simpler parts. This is
highly desirable, as it often leads to additional insight into circuit behavior and provides
better design guidance. This section provides a short overview of the GNT and its derived
theorems [104–107].
During the course of this work, the theorems were numerically implemented in the
Cadence Virtuoso EDA suite as a new analysis for the Spectre/APS circuit simulator. It
allows validating hand analysis results or nding out which lower-level transfer function
dominate circuit behavior, prior to hand analysis. The integration is concisely presented
[101, 108].
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A.1 The General Network Theorem
Consider a linear time-invariant (LTI) system. The GNT [104] states that any rst-level
transfer function H , i.e. the ratio of a response uo to an excitation ui , can be factored into
a combination of lower-level transfer functions, whether or not feedback is involved:
H =
uo
ui
= HyDDn (A.1)
= Hy
1 + 1
Tn
1 + 1
T
(A.2)
in which D = 1/(1 + 1/T ) and Dn = 1 + 1/Tn. The lower-level transfer functions are cal-
culated using test signal injection and nulling techniques. The test signal conguration—
i.e. the number of signal injections and their location—determines the nal value of the set
Hy , T and Tn and their interpretation. It follows that the same H can be decomposed into
dierent mutually consistent sets. Each set, bearing its own interpretation, potentially
exposes dierent circuit properties. The key is to choose an appropriate test signal in-
jection conguration such that the lower-level transfer functions have a desired physical
interpretation in terms of the circuit elements.
The origin of the GNT dates back to Bode, who showed that any transfer function can
be expressed as a bilinear transformation in one of its circuit elements [96].
Let’s determine the general form of the GNT under a given number of test signal in-
jections, disregarding the location of injection. The latter will be dealt with in the sections
below and will establish the nal interpretation.
1-GNT Consider the system depicted in Fig. A.1. Assume a single test signal injection
uz , which is either voltage or current in the context of circuits. Note that uz = ux + uy .
The decomposition result is Eq. (A.2), with:
Hy =
uo
ui
uy=0
(A.3)
T =
uy
ux
ui=0
(A.4)
Tn =
uy
ux
uo=0
(A.5)
Both Hy and Tn are null double-injection (ndi) calculations, while T is a single-injection
(si) calculation. An ndi calculation is conceptually performed by mutually adjusting two
signal sources, in casu the system inputui and injected signaluz , such that another signal
(uy or uo ) is nulled
1. This kind of calculation is generally simpler than a si calculation as
themere knowledge of the existence of a null allows a high degree of circuit simplication,
as the null propagates through the system. T andTn are called return ratio and null return
ratio, respectively, while D and Dn are called the discrepancy factor and null discrepancy
factor, respectively.
1Nulling a voltage (current) is not the same as shorting of a node pair (or cutting a branch). The latter changes
the circuit determinant, while the former does not [105].
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Figure A.1: Single injection in a LTI system with excitation ui and response uo .
2-GNT Let’s inject two test signals uz1 and uz2, simultaneously—each can be either
voltage or current—but not necessarily at the same location. The 2-GNT decomposition
adopts the following form:
H = Hy
1 + 1
Tn1
+
1
Tn2
+
1
Tn1
1
T
(1)
n2
1 + 1
T1
+
1
T2
+
1
T1
1
T
(1)
2
(A.6)
with:
Hy =
uo
ui
uy1=0,uy2=0
(A.7)
T1 =
uy1
ux1
ui=0,uy2=0
(A.8)
T2 =
uy2
ux2
ui=0,uy1=0
(A.9)
T
(1)
2 =
uy2
ux2
ui=0,ux1=0
(A.10)
T
(2)
1 =
uy1
ux1
ui=0,ux2=0
(A.11)
and a redundancy relation:
T1T
(1)
2 = T2T
(2)
1 (A.12)
Similar denitions hold for Tni and T
(j )
ni as for Ti and T
(j )
i , but with the output uo nulled
instead of the input set to zero. Hy , Tni and T
(j )
ni are double-null triple-injection (dnti)
calculation, while Ti and T
(j )
i are ndi calculations.
N-GNT It is possible to formulate the general decomposition ofH under N injections—
the N-GNT or to even generalize the theory to multiple-input multiple-output linear sys-
tems, as shown in [109]. Moreover, a N-GNTwithN simultaneous injections is equivalent
to i successive applications of a GNT with Ki (Ki < N ) injections in a nested fashion. The
results appear in yet a dierent format, exposing other circuit features. However, this is
beyond the scope of this work.
The test signal injection conguration determines the interpretation of the lower-
level transfer functions. The GNT morphs into the general feedback theorem (GFT), extra
element theorem (EET) and the chain theorem (CT).
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A.1.1 The General Feedback Theorem
Figure A.2: Simultaneous test voltage and current injection (at the same location) in a
LTI circuit with excitation ui and response uo .
Consider the major loop of a feedback system. By simultaneously injecting both a
voltage and current (Fig. A.2) such that the total feedback error signal—both voltage and
current—of the major loop can be nulled, the 2-GNT morphs into the 2-GFT. Typically,
the voltage and current are injected at the same location. Equation (A.6) can be rewritten
as follows:
H = H∞DDn (A.13)
= H∞
1 + 1
Tn
1 + 1
T
(A.14)
with
T =
Tfwd
1 +Trev
(A.15)
Tfwd = Tv,fwd | |Ti,fwd (A.16)
Trev = Tv,rev | |Ti,rev (A.17)
and
Tn =
Tn,fwd
1 +Tn,rev
(A.18)
Tn,fwd = Tnv,fwd | |Tni,fwd (A.19)
Tn,rev = Tnv,rev | |Tni,rev (A.20)
in which ‘| |’ denotes the parallel operator. There are three redundancy relations:
Tv,fwdTv,rev = Ti,fwdTi,rev (A.21)
Tnv,fwdTnv,rev = Tni,fwdTni,rev (A.22)
H∞T = H0Tn (A.23)
Equation (A.14) can be written in multiple ways. Another useful form is given, with
Eq. (A.23), by:
H = H∞
T
1 +T
+
H0
1 +T
(A.24)
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The physical interpretation of the lower-level transfer functions, under the stated test
signal conguration, is as follows:
• H∞: the ‘ideal’ transfer function, when loop gain is innite (T → ∞)
• T: the loop gain2
• Tn: null loop gain, calculated under output null conditions
• H0: direct forward transmission (and common-mode gain), when loop gain vanishes
(T → 0)
At the risk of stating the obvious, remember thatH can be any transfer function, including
voltage (current) gain, transimpedance (transconductance), input or output impedance,
(null) loop gain. . .
A.1.1.1 Calculation
The following formulas for the 2-GFT decomposition result from applying the 2-GNT:
H∞ uoui
iy=0,vy=0 dnti ‘ideal’ transfer function
Tv,fwd
vy
vx
ui=0,iy=0 ndi forward open-circuit voltage loop gain
Ti,fwd
iy
ix
ui=0,vy=0 ndi forward short-circuit current loop gain
Tv,rev
vx
vy
ui=0,ix=0 ndi reverse open-circuit voltage loop gain
Ti,rev
ix
iy
ui=0,vx=0 ndi reverse short-circuit current loop gain
Tnv,fwd
vy
vx
uo=0,iy=0 dnti forward open-circuit voltage null loop gain
Tni,fwd
iy
ix
uo=0,vy=0 dnti forward short-circuit current null loop gain
Tnv,rev
vx
vy
uo=0,ix=0 dnti reverse open-circuit voltage null loop gain
Tni,rev
ix
iy
uo=0,vx=0 dnti reverse short-circuit current null loop gain
Equation (A.23) represents the easiest way to manually calculate H0. Another expression
is [110]:
H0 =
1
1 +Trev
(
H
iy=0,vx=0
Tfwd
Tv,fwd
+ H
ix=0,vy=0
Tfwd
Ti,fwd
+ H
ix=0,vx=0Trev
)
(A.25)
which is aweighted sum of three dnti calculations. Note thatH0 is not equal to H |ix=0,vx=0.
A.1.1.2 Ideal injection points
The 2-GFT simplies to the 1-GFT when the test signal injection point is ideal. In an ideal
injection point the error current iy is automatically nulled when the error voltage vy is
nulled, or vice versa. It follows that only a single voltage or current injection is required
(1-GNT).
Under ideal voltage injection, Ti,fwd and Tni,fwd are innite. The calculations simplify
to:
2In a generalized sense of Bode’s return ratio [96]. There are an innite number of loop gains (in that sense)
in a circuit, hence a better name is the ‘principal’ loop gain, being derived under the GFT decomposition.
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H∞ uoui
vy=0 ndi ‘ideal’ transfer function
T = Tv,fwd
vy
vx
ui=0 si (forward open-circuit voltage) loop gain
Tn = Tnv,fwd
vy
vx
uo=0 ndi (forward open-circuit voltage) null loop gain
H0
uo
ui
vx=0 ndi direct forward transmission
Under ideal current injection, Tv,fwd and Tnv,fwd are innite. It follows:
H∞ uoui
iy=0 ndi ‘ideal’ transfer function
T = Ti,fwd
iy
ix
ui=0 si (forward open-circuit voltage) loop gain
Tn = Tni,fwd
iy
ix
uo=0 ndi (forward open-circuit voltage) null loop gain
H0
uo
ui
ix=0 ndi direct forward transmission
It can be shown that if the desired H∞ is obtained with nonzero reverse loop gainTrev, no
ideal injection point can be found that produces the same H∞. In other words, Trev must
vanish when an ideal injection point can be found (that produces the desired H∞).
It is pointless to inject in an ideal injection point when H∞ does not result in the
desired interpretation. In some circuits, there exist multiple injection points that result
in the same set H∞, T and Tn (but dierent third-level transfer functions). If one of those
injection points is ideal, the 1-GFT can be used for hand analysis. Furthermore, a circuit
can be deliberately simplied to create an ideal injection point to facilitate analysis.
A.1.1.3 Discussion
Although these decompositions may appear dicult and complex, they are not. The for-
mulas involved are highly structured, have a physical interpretation and are generally
easier to calculate than the rst-level transfer function. Typically, only a few of them are
required to obtain a useful hand model of the circuit. The loop gain is the most complex
one. Fortunately, when determined for one transfer function (e.g. current gain), it can be
reused in others3 (e.g. input impedance) such that only null injection calculations remain.
In addition, D-OA tools such as doing the algebra on the graph and inverted pole/zero
notation should be used to quickly write down simplied transfer functions, without re-
sorting to convoluted algebra. When in doubt, cross-check with the simulator.
None of the lower-level transfer functions are ‘true’ transfer functions of the circuit,
in the sense that their denominator equals the circuit determinant. Rather, they are ratios
of ‘true’ transfer functions. Hence, a right-hand plane pole appearing in e.g. H0 bears no
meaning with respect to stability of the considered circuit.
The principal loop gainT (Eq. (A.15)) is a return ratio with respect to a parameter k in
Bode’s sense and can be used for stability assertion. That is, F = 1 +T = ∆/∆0 is a return
dierence, with ∆ the circuit determinant and ∆0 the circuit determinant with k = 0. The
Nyquist criterion gives the dierence between the poles of the numerator and poles of the
denominator of F in the right hand-side plane (RHP). If the circuit associated with ∆0 is
assumed or known to be stable (as is the case single-loop feedback systems, by denition),
3As long as the circuit determinant remains the same.
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stability is readily evaluated. If not, multiple-loop feedback theory should be applied4 [96].
Note that none of constituting parts of T are return ratios. By all means, however, they
can be used as approximations for the principal loop gain in hand calculations.
Theoretically, an innite number of loop gains can be found in a system, each with a
gainmargin and phase margin. Themargins are dierent, in general, yet they all converge
to zero as the system approaches instability [111, 112]. It can be shown that, a.o., the
following loop gain denitions are return ratios in Bode’s sense [113]:
• 2-GFT loop gain.
• Tian’s loop gain, under conditions given in [114] (implemented in Spectre’s stb).
• Middlebrook’s old method [115] (MB75). Although derived with disregard to re-
verse loop gain, the result is generally applicable.
• Result from single voltage or single current injection.
None of these methods require an ideal injection point. The 2-GFT, MB75 and Tian’s
loop gain are invariant with respect to the injection point, as long as the same loop is
considered (but 2-GFT H∞ and Tn are not, obviously). Moreover, Tian’s is symmetrical5
as it considers both the forward and reverse loop transmission at once. Unique to the 2-
GFT loop gain is the clear relation to the closed-loop transfer function and hence closed-loop
behavior, as it emerges as the result of the decomposition of the closed-loop transfer function.
Equation (A.24) looks similar to the asymptotic gain model (AGM) [31, 116–119]. The
AGM however, is equivalent to the 1-GFT and has the same restrictions: it requires an
ideal injection point and hence necessarily omits reverse loop gain and common-mode
gain. For hand calculation, AGM, not being derived from the GNT, does not invoke the
null injection technique. The AGM derives the lower-level transfer functions by taking
limits of one specic dependent generator. In general, this results in a H∞ that does not
assume the desired form. In contrast, the starting point of the GFT is a desired H∞, and
the lower-level transfer functions, with their associated interpretation, follow.
Circuits with multiple feedback loops, nested or otherwise (e.g. nested Miller com-
pensation or common-mode/dierential-mode decomposition), can be analyzed by either
nested application of the GFT or by extra injections and applying multiple-loop feedback
theory to the resulting loop gains. As stated in the introduction, nested and at applica-
tion of the GNT are essentially equivalent and it is up to the designer to choose the most
appropriate form for the given circuit.
Finally, the presence of a non-zero lower-level transfer function in a given decom-
position establishes no intrinsic property of the circuit. It is merely a way of organizing
the behavior of the circuit in an understandable fashion. For instance, reverse loop gain
vanishes under ideal injection, while it could be nonzero under the desired injection. Still,
the same circuit is considered. It all comes from within our minds. “ ‘Feedback loops’ are
conveniences in modeling a system identied so that constituents of various functions
can be associated with certain physical properties” [112, 120].
A.1.2 The Extra Element Theorem
The N-EET allows to decompose a transfer function in terms of its value when N extra
elements (EEs) Zi are absent, and a correction factor expressing the modications due
4Incidentally, this is the reason why T of the EET, although a return ratio, is useless for stability assertion in
general.
5Tian’s loop gain equals Tfwd +Trev (Eqs. (A.16) and (A.17)) when the same reference node is used.
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the EEs. An element is absent if it is assigned either a zero or innite value, selected by
appropriate injection.
The 1-EET considers only one extra elementW and a single injection suces:
H = HrefDDn (A.26)
= Href
1 + 1
Tn
1 + 1
T
(A.27)
WhenW is an impedance or admittance, either voltage or current injection can be used.
In caseW is a voltage gain or a current gain, respectively voltage or current injectionmust
be used to avoid indeterminacies. Depending on the injection signal type and direction,
Eq. (A.27) morphs into multiple equivalent formulations. To avoid confusion, the follow-
ing practical guideline is adopted: in order to obtain Href (by nulling uy ) equal to H under
W = ∞ condition whenuy facesW , or to obtainHref equal toH underW = 0 condition when
ux facesW , choose the type (voltage or current) of the injected signal uz equal to the type of
the numerator ofW .
For example, in caseW is an impedance Z , choose voltage injection. When vy faces
Z , Href is calculated with reference value Z = ∞.
Under the given guideline, the return ratio and null return ratio (Eqs. (A.4) and (A.5))
can be expressed as ratios of the EE and the driving point immitancesWd and null driving
point immitancesWn as follows. When uy facesW , Href is calculated with reference value
W = ∞ and:
T =
W
Wd
(A.28)
Tn =
W
Wn
(A.29)
such that:
H = H |W =∞
1 + Wn
W
1 + Wd
W
(A.30)
When ux facesW , Href is calculated with reference valueW = 0. In this dual case, the
return ratio and null return ratio (Eqs. (A.4) and (A.5)) can be expressed as:
T =
Wd
W
(A.31)
Tn =
Wn
W
(A.32)
such that:
H = H |W =0
1 + W
Wn
1 + W
Wd
(A.33)
Whichever form is used to calculate the 1-EET decomposition is up to the designer.
Equation (A.27) provides a general computationmethod, however occasionally Eqs. (A.30)
and (A.33) are more convenient asW is already known.
The N-GNT can be rewritten as the N-EET, for multiple extra elements. This will not
be considered here.
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A.1.3 The Chain Theorem
Consider two cascaded amplier stages. A single test signal uz is injected in a wire that
carries the entire signal from the output of the rst stage to input of the second stage.
Moreover, uy faces output of the rst stage. As the signal cannot bypass the injection
point, Tn is innite. For current injection, the GNT morphs into:
H = Href
1
1 + 1
T
(A.34)
= Href
Zi2
Zo1 + Zi2
(A.35)
With Href the voltage-buered gain of the two stages, i.e. the gain of the cascade when
an ideal voltage buer would be inserted between the stages. The discrepancy factor
represents the loading that the second stage imposes upon the rst one. Zi2 and Zo1 are
the input impedance of the second stage and the output impedance of the rst stage,
respectively.
Similarly, for voltage injection:
H = H ′ref
1
1 + 1
T ′
(A.36)
= H ′ref
Zo1
Zi2 + Zo1
(A.37)
With H ′
ref
the current-buered gain of the two stages, i.e. the gain of the cascade when
an ideal current buer would be inserted between the stages. The discrepancy factor
represents the loading that the second stage imposes upon the rst one. In addition, H
can be expressed as the parallel combination of the voltage-buered and current-buered
gains:
H = Href | |H ′ref (A.38)
Extension of the CT to three or more stages uses multiple current and voltage injections
or nested application of the GNT and is beyond the scope of this overview.
A.2 Implementation in Cadence Virtuoso
The GNT states how to decompose a transfer function, using injection and nulling tech-
niques. Analytically this often results in easier calculations and leads to insightful results.
During the course of this work, the various GNT theorems were numerically integrated in
the Cadence Virtuoso software [101,108] to allow direct application of the theory to real-
world designs. It allows validating hand analysis results or nding out which lower-level
transfer functions dominate circuit behavior.
The integration aims to be fully transparent, with usemodel identical to the other anal-
yses types. It integrates as a new analysis type, gnt, with the familiar Choosing Analyses
form for Spectre/APS and presents options similar to ac, stb and the like (Fig. A.3). This
implementation supports nested GNT application, such as doing an EET analysis on the
lower-level transfer functions of a GFT factorization. The decomposition results are in-
cluded in the psf data and can be accessed with ViVa’s Results Browser. The specication-
driven simulation environment ADE XL is also supported.
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Figure A.3: Options for gnt in ADE’s Choosing Analyses form.
Appendix B
Miller Compensation with
Capacitance Multipliers
Slow control loops, like the automatic gain control (AGC) system in this work, require
low gain-bandwidth product (GBW) products. This typically requires a big compensation
capacitor or small input stage transconductance of the loop lter. In the rst case precious
silicon area is wasted, while in the second case gain and oset suers. In this appendix,
Miller compensation with capacitance multipliers is examined. It will be shown that for
equal GBW, a smaller compensation capacitance can be used at the expense of increased
power consumption, compared to straightforward Miller compensation.
Miller compensationwith capacitancemultipliers has been studied before [82,121,122]
and an analysis is presented in [123] for big load capacitances. In the current context, the
load capacitance of the loop lter is small, a few hundred femtofarad. Therefore, a design-
oriented analysis is presented for conditions in this work. Classic Miller compensation of
two-stage ampliers will be reviewed. This technique has been described extensively in
literature [31, 78, 93, 124, 125]. Barring measures, the stabilizing eect of pole-splitting
is partially undone by feedforward transmission that results in a right hand-side plane
(RHP) zero. Inserting a current buer breaks the forward transmission through the feed-
back path and eliminates the zero. If additionally a current gain is employed, either the
GBW decreases accordingly or, for the same GBW, a smaller compensation capacitance is
needed. This can result in huge area savings and hence potential silicon cost reduction.
As the dynamic behavior of the amplier is now determined by an internal loop, a model
of the system, including the internal loop and the input resistance of the current buer,
will be developed. Compensation of this internal loop will be discussed.
B.1 Miller Compensation Revisited
Consider the linear model of a two-stage amplier with Miller compensation depicted in
Fig. B.1. A compensation capacitanceCc is connected across both stages, which are mod-
eled as a transconductance, output resistance and output capacitance. The input-output
transfer function H = vo/vi is frequently analyzed using nodal or mesh analysis [31, 78].
An alternative method uses the 1-extra element theorem (EET), withCc designated as the
extra element [33, 108]. In any case, the outcome is the same and shown in Fig. B.2: the
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дm1vi C1R1 дm2v1 C2R2
Cc
vi
v1 vo
Figure B.1: Model of a two-stage Miller-compensated amplier.
initial poles are split and a RHP zero appears.
Figure B.2: Classical pole-splitting compensation result.
Here, those results will be reproduced from a feedback point of view, for which the
general feedback theorem (GFT) is a natural analysis tool. H will be decomposed as:
H = H∞
1 + 1
Tn
1 + 1
T
(B.1)
= H∞DDn (B.2)
For a short introduction and the denitions of the second-level transfer functions, see Ap-
pendix A. Most compensated opamps can be approximated by an ideal integrator, hence
it makes sense to choose the injection location such that H∞ represents an ideal inte-
grator. Multiple locations satisfy this condition, however, in this simple model, an ideal
voltage injection point exists at the input of controlled source дm2, shown in Fig. B.3. This
simplies the analysis as the 2-GFT now reduces to the 1-GFT.
дm1vi C1R1 дm2vx C2R2
Cc
vi
vo
vx
vz
vy
Figure B.3: Injection location to perform 1-GFT analysis on the two-stage Miller com-
pensated amplier.
B.1 Miller Compensation Revisited 155
The components of H are calculated next. For H∞:
H∞ =
vo
vi
vy=0
=
дm1
sCc
(B.3)
Indeed, all current generated by дm1 must ow in Cc when vy is nulled. H∞ is an ideal
integrator, with Bode magnitude plot depicted in Fig. B.4.
Figure B.4: Desired transfer function H∞: ideal integrator.
Figure B.5: Null loop gain Tn and null discrepancy factor Dn.
The null loop gain is a null double injection calculation:
Tn =
vy
vx
vo=0
= −дm2
sCc
(B.4)
and represents and inverted ideal integrator. The null discrepancy factor follows from
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Fig. B.5:
Dn = 1 − s
дm2/Cc
(B.5)
which is a RHP zero, as indicated in the Bode phase diagram.
C1R1 дm2vx C2R2
Cc
vx
vz
vy
T =
vy
vx
vi=0
Figure B.6: Circuit for determination of the loop gain T.
To calculate the loop gain T = vy/vx , vi is set to zero as shown in Fig. B.6. It is easily
inferred from the circuit diagram that T has two poles and one zero1. In addition, T must
vanish when the frequency tends to zero or innity. Hence the shape of T is known and
depicted in Fig. B.7. Denote the midband gainTm . Now assumeCc ≫ C1,C2. For midband
frequencies Cc is a short while C1 and C2 are open, approximately. It follows that:
Tm = дm2 (R1 | | R2) (B.6)
It is reasonable to assume that |Tm | ≫ 1. The discrepancy factor D is graphically derived
Figure B.7: Loop gain T and discrepancy factor D.
and can be written as:
D =
1(
1 + ω1
s
) (
1 + s
ω2
) (B.7)
The corner frequencies f1 and f2 of D directly aect the complete transfer function H .
1The number of poles (of a circuit) is equal to the maximum number of independent initial conditions on
the energy-storing (reactive) elements. The number of zeros (of a network function) is the maximum number of
energy-storing (reactive elements) that can be simultaneously innite while still producing a non-zero output
[126, 127].
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They are approximated by neglecting C1, C2 and R2, R2, respectively:
ω1 ≈ 1
дm2R1R2Cc
(B.8)
ω2 ≈
дm2 (Cc +C1)
C1C2 +Cc (C1 +C2)
(B.9)
≈ дm2
(C1 +C2)
(B.10)
The inverted pole ω1 is determined by the output resistance of the rst stage and the
Miller-multiplied compensation capacitance. As Cc tends to innity, ω1 tends to zero.
However, ω2 is restricted by the output capacitances as дm2 becomes diode-connected.
Furthermore, stability should be ensured by placing any other parasitic pole in the ampli-
er at a decent distance from f2.
Figure B.8 shows the complete GFT decomposition of H , including the important fre-
quencies. The discrepancy factor and null discrepancy factor introduce two poles and a
RHP zero into the ideal integrator. For illustrative purposes, the direct forward transmis-
sion H0 is calculated for high frequencies, using the redundancy relation Eq. (A.23):
H0 ≈ −
дm1 (Cc +C1)
C1C2 +Cc (C1 +C2)
(B.11)
Figure B.8: Summary of the 1-GFT decomposition of a two-stage Miller compensated
amplier.
The RHP zero is undesired as the extra phase lag reduces stability margin. It can be
moved to the left hand-side plane (LHP) or to innity by adding a well-chosen resistance
in series withCc . It can also be completely avoided by breaking the direct forward trans-
mission. This is achieved by including a voltage buer or a current buer in the feedback
path. Which method is chosen is subject to several trade-os, that will not be discussed
here [31]. As our ultimate target is a model of Miller compensation with current multi-
pliers, the inclusion of a current buer is analyzed next.
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B.2 Avoiding the RHP Zero: Current Buer
The analysis will be conducted in three steps. First, an ideal current buer is added in
the feedback path. Next, a gain factor is included to model an ideal current amplier.
Third, the nite input resistance of the buer is incorporated to obtain a realistic model.
This last step is necessary as comparison to a real circuit revealed that the model was too
incomplete.
B.2.1 Ideal Current Buer
дm1vi C1R1 дm2vx C2R2
Cc
vi
vo
vx
vz
vy
ic ic
H∞ = vovi
vy=0
Tn =
vy
vx
vo=0
Figure B.9: Introduction of current buer to avoid RHP zero.
As depicted in Fig. B.9, an ideal current buer measures the current owing into the
reference node throughCc and injects a copy in the output of the rst stage. The second-
level transfer functions of the decomposition are modied as follows:
H∞ =
дm1
sCc
(B.12)
Tn = ∞ (B.13)
H∞ has not changed. The null loop gain is innite as nulling vo requires that vx = 0
for any vy . It follows that Dn = 1. Clearly no zero is introduced (compare to Fig. B.5).
For the loop gain and discrepancy factor, consider Fig. B.10. D can still be written in the
form of Eq. (B.7). For midband frequencies Cc is a short. It follows that the midband gain
has increased to Tm = дm2R1. In addition, remark that as the rst stage is completely
decoupled from the second stage, the rst pole of T must be determined by R2 and Cc .
Hence the lower unity-gain frequency of D is:
ω1 ≈ 1
дm2R1R2Cc
(B.14)
which is equal to the case without buer. It is easy to show that the higher unity-gain
frequency of D is given by:
ω2 ≈
дm2
C2 +Cc
Cc
C1
(B.15)
≈ дm2
C1
(B.16)
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Figure B.10: Changes to the loop gain T when a current buer is used.
Figure B.11(b) shows the decomposition ofH with a current buer, with the important
frequencies indicated. Compared to normal Miller compensation (Fig. B.11(a)), the zero
has disappeared and the second pole frequency is higher, while the GBW is the same.
This means that, for equal GBW, this conguration supports a bigger load capacitance.
However, parasitic poles now become relatively more important and stability must be
carefully assessed. The redundancy relation (Eq. (A.23)) shows that the direct forward
transmission H0 = 0. This conrms the previous ndings.
B.2.2 Ideal Current Amplier
It will now be shown that gain in the current buer will allow the use of a smaller compen-
sation capacitance while maintaining the same GBW product, at the expense of increased
power consumption.
Let’s introduce a current gain k > 1, as shown in Fig. B.12. The shape of the second-
level transfer functions remains unchanged. Only a change in magnitude is introduced.
H∞ =
дm1
skCc
(B.17)
The pole frequencies of D are easily derived from Fig. B.13 as:
ω1 ≈ 1
kдm2R1R2Cc
(B.18)
ω2 ≈
kдm2
C2 +Cc
Cc
C1
(B.19)
≈ kдm2
C1
(B.20)
This shows that the GBW of H is k times lower while its second pole of H is at a k times
higher frequency. Considering T, any parasitic pole from the current buer will degrade
the stability of the loop, hence they must be placed far enough from the loop GBW, i.e. f2.
The signicance of the conguration with current gain k is, that for equal GBW, a k times
smaller capacitance can be used. In other words: the equivalent compensation capacitance
is kCc .
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(a) Without current buer.
(b) With current buer.
Figure B.11: Comparison of the 1-GFT decomposition without and with current buer.
дm1vi C1R1 дm2vx C2R2
Cc
vi
vo
vx
vz
vy
k ic ic
Figure B.12: Introduction of current gain.
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Figure B.13: Changes to the loop gain T when a current gain k is introduced.
дm1vi C1R1 дm2vx C2R2
Cc
vi
vo
vx
vz
vy
k ic ic
1
дmc
Figure B.14: More realistic current buer with non-zero input impedance.
B.3 Current Amplier with Non-zero Input Resistance
The model developed so far proves to be too simple in practice. In order to obtain a more
realistic model, the non-zero input resistance 1/дmc of the current amplier is now in-
cluded (see Fig. B.14). This makes the system more complex and the analysis more elabo-
rate, not in the the least because the system now has three poles. Indeed, each capacitance
can sustain an independent initial condition. However, a lot of algebra will be avoided by
applying the 1-EET (with zero reference impedance), in a nested fashion, to the 1-GFT
decomposition. In other words: the eect of the extra element Z = 1/дmc on the second
level transfer functions is to be computed. One can calculate the 1-EET by using either
(null) return ratios or (null) driving point impedances [105]. Both methods are equivalent.
The latter approach will be taken.
It will be shown that non-zero input resistance will introduce a LHP zero in H∞ and
an additional pole inT. The latter which will lead to a complex pole pair in D and stability
concerns of the internal loop.
Clearly, the null loop gain Tn of the 1-GFT decomposition of H remains innite. The
changes to H∞, T and D are considered next. Remark that for each lower-level transfer
function, the respective original injection conditions must be kept in place when applying
the EET.
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EET Decomposition of H∞
The 1-EET decomposition of H∞ (condition vy = 0) is:
H∞ = H∞ |Z=0
1 + Z
Zn
1 + Z
Zd
(B.21)
in which Zd and Zn are the driving point impedance and null driving point impedance
across Z , respectively. Obviously, H∞ |Z=0 is given by Eq. (B.17).
For the driving point impedance Zd, consider Fig. B.15, in which the circuit diagram is
redrawn under 1-GFTH∞ conditions (vy = 0). The circuit input must be set to zero. From
vi = 0 follows that ic = 0, which is the excitation current to calculate Zd. This holds for
any possible voltage developed across Z , hence Zd must be innite.
дm2vx
Cc
vi = 0
vo
vx
vz
vy
ic = 0
Zd
0 = C2R2
Zd = ∞
Figure B.15: Circuit diagram to calculate the driving point impedance Zd of the 1-EET
decomposition of the 1-GFT H∞.
дm1vi дm2vx
Cc
vi
vo = 0
vx
vz
vy
k ic
ic
Zn
0 =
Zn =
1
sCc
Figure B.16: Circuit diagram to calculate the null driving point impedance Zn of the
1-EET decomposition of the 1-GFT H∞.
The circuit for the null driving point impedance Zn, the impedance across Z when the
ouput vo is nulled, is depicted in Fig. B.16. This is easily seen to be the capacitanceCc . In
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summary:
H∞ |Z=0 =
дm1
skCc
(B.22)
Zd = ∞ (B.23)
Zn =
1
sCc
(B.24)
H∞ =
дm1
skCc
(
1 +
sCc
дmc
)
(B.25)
A LHP zero is introduced by the non-zero input resistance, as graphically depicted in
Fig. B.17.
Figure B.17: 1-EET decomposition of 1-GFT H∞. The input resistance of the current
amplier introduces a LHP zero.
EET Decomposition of T
The 1-EET decomposition of T (condition vi = 0) is:
T = T |Z=0
1 + Z
Zn
1 + Z
Zd
(B.26)
Once again, T |Z=0 is already computed and shown in Fig. B.13. The null driving point
impedance Zn, is calculated with vi = 0 (condition for T) and vy = 0 (output nulled). It
follows that ic = 0, which is the excitation current of Zn, for any possible voltage. Hence
Zn = ∞.
For the driving point impedance, the excitation source for T is set to zero: vx = 0.
Together with vi = 0 (condition for T), the circuit of Fig. B.18 remains. Zd is now easily
derived:
Zd =
1 + sR2 (Cc +C2)
sCc (1 + sR2C2)
(B.27)
≈ 1 + sR2Cc
sCc (1 + sR2C2)
(B.28)
in which the approximation holds for Cc ≫ C2. This yields:
Z
Zd
≈ sCc (1 + sR2C2)
дmc (1 + sR2Cc )
(B.29)
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Cc
vo
Zd
R2 C2
Figure B.18: Circuit diagram to calculate the driving point impedance Zd of the 1-EET
decomposition of the 1-GFT loop gain T.
The factor (1 + Z/Zd)
−1 will be approximated graphically. Consider Fig. B.19. In Eq. (B.29),
as Cc ≫ C2, the pole is lower than zero. Also, assume дmcR2 ≫ 1, then the pole is also
lower than the unity-gain frequency of the ideal dierentiator. This means that Eq. (B.29)
can be drawn as the black line in the gure. The location of the pole and zero can be
interchanged. It follows that the factor is approximated as a single-pole low-pass lter:
(
1 +
Z
Zd
)−1
≈ 1
1 + sCc
дmc
(B.30)
Hence, compared to the conguration with zero input resistance, this analysis shows that
an extra pole is introduced in the loop gain, as shown in Fig. B.20.
Figure B.19: Graphical approximation of the factor (1 + Z/Zd)
−1 of the 1-EET decompo-
sition of the 1-GFT loop gain T.
Discrepancy Factor D of H
After this preparatory work, we can now calculate the discrepancy factor D of the 1-GFT
decomposition of the input-output transfer function H , using the T, derived when input
non-zero input resistance is included in the model. This is shown in Fig. B.21. The two
normal poles ofT result in a complex pole pair in D, which can be specied by the natural
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Figure B.20: 1-EET decomposition of 1-GFT T. An extra pole is introduced in the loop
gain.
frequency and Q-factor:
ωn =
√
kдm2
C1
дmc
C2
(B.31)
Q =
√
kдm2
дmc
C2
C1
(B.32)
A design constraint on the stability of the internal loop can be expressed as a maximum
Q-factor.
Figure B.21: Discrepancy factor of the 1-GFT decomposition of the input-output transfer
function of a two-stage opamp with multiplied Miller capacitance. The two poles in the
loop gain can introduce peaking.
B.3.1 Complete Model
Figure B.22 shows how the complete transfer function is assembled from its components.
This Bode magnitude plot with its associated frequencies represents a usable model of a
two-stage opamp with multiplied Miller capacitance given the following assumptions:
Cc ≫ C1,C2 (B.33)
дm2 (R1 + R2) ≫ 1 (B.34)
дmcR2 ≫ 1 (B.35)
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Figure B.22: 1-GFT decomposition of the input-output transfer function of a two-stage
opamp with multiplied Miller capacitance. This model can be used for design.
In case this opamp is used in a feedback system, the resulting system is a multiple-loop
feedback system2. In general, stability analysis of such kind of systems is not trivial as
the detailed treatment given in [96] reveals. For this particular system, the procedure can
be summarized as follows. First, check stability of the internal loop with the outer loop
disabled (дm1 = 0). This is exactly what has been done during the loop gain calculation
in the previous section. Second, restore the outer loop and perform stability analysis on
its loop gain, which is wholly of partly given by H . In the simulator, a nested GFT can
perform these steps numerically. It is interesting that the order of which the loops are
checked can be reversed: rst check the outer loop with the interal one disabled, then
the internal loop (with the outer loop still active). This, however, is not in line with the
analytical treatment given above.
B.3.2 Internal Loop Compensation
The analysis of the loop gain (Fig. B.20) gives hints as how to compensate the internal loop,
as shown in Fig. B.23. A rst option is to move low-frequency pole down by decreasing
дm2 or increasing C1. This will reduce the bandwidth of the closed loop (Eq. (B.31)). A
second option is to increase дmc and decreaseC2 in order to speed up the high-frequency
pole. However, whenC1 ≈ C2, дmc must be higher than kдm2, which might be dicult. In
both cases the Q-factor of D (Eq. (B.32)) will decrease, indicating the stabilizing eect of
pole separation.
B.4 Conclusion
A model for a two-stage Miller-compensated amplier with capacitance multipliers is
derived. Classic Miller compensation was analyzed from a feedback perspective with the
GFT. A current buer was inserted to avoid the RHP zero. Gradually, the model was
improved using techniques such as the EET and graphical approximations. In Chapter 5,
2In a single-loop feedback system the return dierence (1+T) with respect to the controlling parameter of
any active device is equal to unity if the controlling parameter of any other active device vanishes [128].
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Figure B.23: Possible scenarios for compensation of the internal loop.
the result was used to design the loop lter of the AGC system: with a current gain k = 8,
the compensation capacitance was reduced from 240 pF to 30 pF.
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